Imagen de Portada

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autor principal:	Wijesinghe, W. A. Susantha
Formato:	Preprint
Publicado:	2024
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

ExpanderGraph-128: A Novel Graph-Theoretic Block Cipher with Formal Security Analysis and Hardware Implementation
por: Wijesinghe, W. A. Susantha
Publicado: (2026)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
por: Ku, Jonathan, et al.
Publicado: (2024)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)

Prime+Retouch: When Cache is Locked and Leaked
por: Lee, Jaehyuk, et al.
Publicado: (2024)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
por: Huang, Zhengwu, et al.
Publicado: (2025)

Efficient Implementation of CRYSTALS-KYBER Key Encapsulation Mechanism on ESP32
por: Segatz, Fabian, et al.
Publicado: (2025)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
por: Hegde, Nishant Vasantkumar, et al.
Publicado: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
por: Hassan, Hasan, et al.
Publicado: (2022)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

Efficient Implementations of Residue Generators Mod 2n + 1 Providing Diminished-1 Representation
por: Piestrak, Stanisław J., et al.
Publicado: (2025)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
por: Ma, Ruiyang, et al.
Publicado: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
por: Jeon, Yeonsoo, et al.
Publicado: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration
por: Li, Haomin, et al.
Publicado: (2025)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
por: Mulhem, Saleh, et al.
Publicado: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
por: Kim, Jumin, et al.
Publicado: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
por: Ye, Haojie, et al.
Publicado: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
por: Ahmed, Anees, et al.
Publicado: (2024)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
por: Liu, Yuntao, et al.
Publicado: (2023)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
por: Zhang, Naifeng, et al.
Publicado: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
por: Deutschbein, Calvin, et al.
Publicado: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
por: Eslami, Mohammad, et al.
Publicado: (2024)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
por: Yang, Hongbin, et al.
Publicado: (2026)

Logistic Map Pseudo Random Number Generator in FPGA
por: Calderon, Mateo Jalen Andrew, et al.
Publicado: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
por: Rosenfeld, Ilan, et al.
Publicado: (2026)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
por: Ding, Juran, et al.
Publicado: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
por: Nakano, Hiroshi, et al.
Publicado: (2025)

HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
por: Meng, Xiangchen, et al.
Publicado: (2024)

PoisonCap: Efficient Hierarchical Temporal Safety for CHERI
por: Wang, Yuecheng, et al.
Publicado: (2026)

SoK: Rowhammer on Commodity Operating Systems
por: Zhang, Zhi, et al.
Publicado: (2022)

Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
por: Amael, Joshua Tito, et al.
Publicado: (2024)

A New Tool to Find Lightweight (And, Xor) Implementations of Quadratic Vectorial Boolean Functions up to Dimension 9
por: Bolzer, Marie, et al.
Publicado: (2026)

Algorithms for Improving the Automatically Synthesized Instruction Set of an Extensible Processor
por: Sovietov, Peter
Publicado: (2024)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
por: Tan, Weihang, et al.
Publicado: (2023)

SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
por: Razmkhah, Sasan, et al.
Publicado: (2025)