Cover Image

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Chen, Zhiyu, Wen, Ziyuan, Wan, Weier, Pakala, Akhil Reddy, Zou, Yiwei, Wei, Wei-Chen, Li, Zengyi, Chen, Yubei, Yang, Kaiyuan
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
by: Kao, Shih-Hang, et al.
Published: (2026)

When Models Know When They Do Not Know: Calibration, Cascading, and Cleaning
by: Hao, Chenjie, et al.
Published: (2026)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
by: Wang, Dengfeng, et al.
Published: (2023)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
by: Dang, Peng, et al.
Published: (2024)

Reconfigurable Analog Computing Metasurfaces Based on Thin Film Lithium Niobate
by: Huan Chen, et al.
Published: (2026)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

A Review of SRAM-based Compute-in-Memory Circuits
by: Yoshioka, Kentaro, et al.
Published: (2024)

CMOS‐Compatible Protonic Three‐Terminal Memristor for Analog Synapse in Neuromorphic Computing
by: Lingli Liu, et al.
Published: (2025)

NVM-in-Cache: Repurposing Commodity 6T SRAM Cache into NVM Analog Processing-in-Memory Engine using a Novel Compute-on-Powerline Scheme
by: Chakraborty, Subhradip, et al.
Published: (2025)

A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
by: Yin, Guodong, et al.
Published: (2022)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
by: Lokhande, Mukul, et al.
Published: (2025)

Pulse‐Modulated Polarization Switching Dynamics in Ferroelectric Thin Film for Circuit‐Level Implementation of Multi‐Bit FeRAM Cell
by: Zhenxun Tang, et al.
Published: (2025)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
by: Zhang, Jingyao, et al.
Published: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
by: Zhang, Niansong, et al.
Published: (2025)

Intelligent Robotic Control System Based on Computer Vision Technology
by: Che, Chang, et al.
Published: (2024)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
by: Xue, Chenhao, et al.
Published: (2026)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
by: Zhang, Wenlun, et al.
Published: (2024)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

X-pSRAM: A Photonic SRAM with Embedded XOR Logic for Ultra-Fast In-Memory Computing
by: Kaiser, Md Abdullah-Al, et al.
Published: (2025)

STT-RAM-based Hierarchical In-Memory Computing
by: Gajaria, Dhruv, et al.
Published: (2024)

Faculty Status and Theological Librarians.
by: Pakala, James C.
Published: (1980)

In‐Memory Continuous‐Time SAT Solver Based on Bidirectional 11‐T SRAM Macro
by: Dongseok Kwon, et al.
Published: (2026)

PPAAS: PVT and Pareto Aware Analog Sizing via Goal-conditioned Reinforcement Learning
by: Kim, Seunggeun, et al.
Published: (2025)

Lightweight, Secure and Stateful Serverless Computing with PSL
by: Thomas, Alexander, et al.
Published: (2024)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
by: Shen, Shan, et al.
Published: (2025)

Bot nica / T. Elliot Weier, C. Ralph Stocking, Michael G. Barbour ; traducción de Agustín Contín
by: Weier, T. Elliot

Multiple-Error-Correcting Codes for Analog Computing on Resistive Crossbars
by: Wei, Hengjia, et al.
Published: (2024)

Predictive Performance of Photonic SRAM-based In-Memory Computing for Tensor Decomposition
by: Wijeratne, Sasindu, et al.
Published: (2025)

CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
by: Chen, Jinwu, et al.
Published: (2026)

HiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computation
by: Chen, Yao, et al.
Published: (2022)

Hybrid Generative Semantic and Bit Communications in Satellite Networks: Trade-offs in Latency, Generation Quality, and Computation
by: Huang, Chong, et al.
Published: (2025)

CMOS‐Compatible HfOx‐Based Radiation Hardening Component for Neuromorphic Computing Applications
by: Yao‐Feng Chang, et al.
Published: (2025)

GDNTT: an Area-Efficient Parallel NTT Accelerator Using Glitch-Driven Near-Memory Computing and Reconfigurable 10T SRAM
by: Ding, Hengyu, et al.
Published: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

A Unified Framework for the Non-Hermitian Localization: Boundary-Insensitive Modes and Electric-Magnetic Analogy
by: Wei, Zheng, et al.
Published: (2025)

A New Class of Geometric Analog Error Correction Codes for Crossbar Based In-Memory Computing
by: Zhu, Ziyuan, et al.
Published: (2026)

Towards Exact Gradient-based Training on Analog In-memory Computing
by: Wu, Zhaoxian, et al.
Published: (2024)

Segmented Exponent Alignment and Dynamic Wordline Activation for Floating-Point Analog CIM Macros
by: Yang, Weiping, et al.
Published: (2025)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
by: Duan, Cenlin, et al.
Published: (2024)