Copertina

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Zhihai, Geng, Zijie, Tu, Zhaojie, Wang, Jie, Qian, Yuxi, Xu, Zhexuan, Liu, Ziyan, Xu, Siyuan, Tang, Zhentao, Kai, Shixiong, Yuan, Mingxuan, Hao, Jianye, Li, Bin, Zhang, Yongdong, Wu, Feng
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Piano: A Multi-Constraint Pin Assignment-Aware Floorplanner
di: Xu, Zhexuan, et al.
Pubblicazione: (2025)

Timing-Driven Global Placement by Efficient Critical Path Extraction
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)

PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modeling
di: Zhong, Ruizhe, et al.
Pubblicazione: (2024)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
di: Tsai, Pei-Huan, et al.
Pubblicazione: (2026)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)

BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
di: Xue, Ke, et al.
Pubblicazione: (2025)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

Efficient yet Accurate End-to-End SC Accelerator Design
di: Li, Meng, et al.
Pubblicazione: (2024)

Re$^{\text{2}}$MaP: Macro Placement by Recursively Prototyping and Packing Tree-based Relocating
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
di: Wang, Runxi, et al.
Pubblicazione: (2025)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
di: Yoon, Dongho, et al.
Pubblicazione: (2025)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
di: Prabhu, Kartik, et al.
Pubblicazione: (2025)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
di: Kang, Seungkwan, et al.
Pubblicazione: (2026)

Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
di: Hettstedt, Florian, et al.
Pubblicazione: (2026)

MemIntelli: A Generic End-to-End Simulation Framework for Memristive Intelligent Computing
di: Zhou, Houji, et al.
Pubblicazione: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
di: Meng, Chengzhen, et al.
Pubblicazione: (2025)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
di: Wei, Jianyu, et al.
Pubblicazione: (2025)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
di: and, Yan-Cheng Guo, et al.
Pubblicazione: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
di: Maman, Natalie, et al.
Pubblicazione: (2026)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
di: M, Ajay Kumar, et al.
Pubblicazione: (2025)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
di: Chen, Paul, et al.
Pubblicazione: (2026)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
di: Rogenmoser, Michael, et al.
Pubblicazione: (2026)

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
di: Yu, Tao, et al.
Pubblicazione: (2024)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
di: Zhang, Yifan, et al.
Pubblicazione: (2025)

Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

End-to-End Transformer Acceleration Through Processing-in-Memory Architectures
di: Yang, Xiaoxuan, et al.
Pubblicazione: (2025)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
di: Eudine, Julien, et al.
Pubblicazione: (2026)