Copertina

Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Pu, Yuan, He, Zhuolun, Qiu, Tairu, Wu, Haoyuan, Yu, Bei
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Computation and Language Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
di: He, Zhuolun, et al.
Pubblicazione: (2023)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
di: Chen, Hong Cai, et al.
Pubblicazione: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
di: Wu, Bing-Yue, et al.
Pubblicazione: (2024)

ORAssistant: A Custom RAG-based Conversational Assistant for OpenROAD
di: Kaintura, Aviral, et al.
Pubblicazione: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
di: Shi, Zhengyuan, et al.
Pubblicazione: (2025)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
di: Abdelatty, Manar, et al.
Pubblicazione: (2024)

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
di: Yu, Cunxi, et al.
Pubblicazione: (2026)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
di: Xu, Haocheng, et al.
Pubblicazione: (2024)

Hardwired-Neurons Language Processing Units as General-Purpose Cognitive Substrates
di: Liu, Yang, et al.
Pubblicazione: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
di: Sheth, Arnav, et al.
Pubblicazione: (2025)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
di: Chen, Zhengrui, et al.
Pubblicazione: (2026)

VeriPy -- A New Python-Based Approach for SDR Pipelined/Unrolled Hardware Accelerator Generation
di: Zhao, Yuqin, et al.
Pubblicazione: (2025)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
di: Sauter, Phillippe, et al.
Pubblicazione: (2024)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
di: Liu, Mingjie, et al.
Pubblicazione: (2024)

Accelerating Retrieval-Augmented Generation
di: Quinn, Derrick, et al.
Pubblicazione: (2024)

HaLoRA: Hardware-aware Low-Rank Adaptation for Large Language Models Based on Hybrid Compute-in-Memory Architecture
di: Wu, Taiqiang, et al.
Pubblicazione: (2025)

EDA-Schema-V2: A Multimodal Schema, Open Datasets, and Benchmarks for Machine Learning in Digital Physical Design
di: Shrestha, Pratik, et al.
Pubblicazione: (2026)

Chameleon: a Heterogeneous and Disaggregated Accelerator System for Retrieval-Augmented Language Models
di: Jiang, Wenqi, et al.
Pubblicazione: (2023)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
di: Sauter, Philippe, et al.
Pubblicazione: (2024)

InstInfer: In-Storage Attention Offloading for Cost-Effective Long-Context LLM Inference
di: Pan, Xiurui, et al.
Pubblicazione: (2024)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

Aligning Netlist to Source Code using SynAlign
di: Garg, Sakshi, et al.
Pubblicazione: (2025)

Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques
di: Lin, Qun-Kai, et al.
Pubblicazione: (2025)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
di: Patra, Aditya, et al.
Pubblicazione: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

General-purpose Dataflow Model with Neuromorphic Primitives
di: Zhang, Weihao, et al.
Pubblicazione: (2024)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
di: Wu, Yuheng, et al.
Pubblicazione: (2026)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
di: Chen, Lei, et al.
Pubblicazione: (2024)

Towards Understanding Systems Trade-offs in Retrieval-Augmented Generation Model Inference
di: Shen, Michael, et al.
Pubblicazione: (2024)

CoroAMU: Unleashing Memory-Driven Coroutines through Latency-Aware Decoupled Operations
di: Jiang, Zhuolun, et al.
Pubblicazione: (2025)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
di: Li, Chongxiao, et al.
Pubblicazione: (2024)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
di: Chen, Jianqiu, et al.
Pubblicazione: (2025)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
di: Chang, Fu-Chieh, et al.
Pubblicazione: (2026)

AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector
di: Qiu, Yihang, et al.
Pubblicazione: (2025)