Imagen de Portada

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zoni, Davide, Galimberti, Andrea, Galli, Davide
Formato:	Preprint
Publicado:	2024
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
por: Galli, Davide, et al.
Publicado: (2024)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
por: Galimberti, Andrea, et al.
Publicado: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
por: Mulhem, Saleh, et al.
Publicado: (2024)

PoSyn: Secure Power Side-Channel Aware Synthesis
por: Srivastava, Amisha, et al.
Publicado: (2025)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
por: Montanaro, Gabriele, et al.
Publicado: (2024)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
por: Zoni, Davide, et al.
Publicado: (2025)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
por: Nakano, Hiroshi, et al.
Publicado: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
por: Baddour, Yazan, et al.
Publicado: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
por: Xu, Zhihan, et al.
Publicado: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
por: Deutschbein, Calvin, et al.
Publicado: (2025)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
por: Pham, Anh Kiet, et al.
Publicado: (2026)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
por: Eslami, Mohammad, et al.
Publicado: (2024)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Exploiting Inaccurate Branch History in Side-Channel Attacks
por: Zhu, Yuhui, et al.
Publicado: (2025)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
por: Bostancı, F. Nisa, et al.
Publicado: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

Rigorous Evaluation of Microarchitectural Side-Channels with Statistical Model Checking
por: Li, Weihang, et al.
Publicado: (2025)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
por: Farnaghinejad, Behnam, et al.
Publicado: (2025)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
por: Das, Voktho, et al.
Publicado: (2026)

PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
por: Zhang, Xingzhi, et al.
Publicado: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
por: Pinto, Sandro, et al.
Publicado: (2024)

if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs
por: Butt, Shahzad Ahmad, et al.
Publicado: (2024)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
por: Hassan, Muhammad, et al.
Publicado: (2025)

RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
por: Ojha, Divya, et al.
Publicado: (2024)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
por: Manoni, Simone, et al.
Publicado: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

THOR: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
por: Dizani, Farshad, et al.
Publicado: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust
por: Parisi, Emanuele, et al.
Publicado: (2024)

Logistic Map Pseudo Random Number Generator in FPGA
por: Calderon, Mateo Jalen Andrew, et al.
Publicado: (2024)

Case Study: Horizontal Side-Channel Analysis Attack against Elliptic Curve Scalar Multiplication Accelerator under Laser Illumination
por: Petryk, Dmytro, et al.
Publicado: (2026)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
por: Swaroopa, Sneha, et al.
Publicado: (2025)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
por: Baidya, Paresh, et al.
Publicado: (2025)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)