Imagen de Portada

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Castelino, Cornell, Khandelwal, Shashwat, Shreejith, Shanker, Bogaraju, Sharatchandra Varma
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SecCAN: An Extended CAN Controller with Embedded Intrusion Detection
por: Khandelwal, Shashwat, et al.
Publicado: (2025)

FAV-NSS: An HIL Framework for Accelerating Validation of Automotive Network Security Strategies
por: Li, Changhong, et al.
Publicado: (2025)

Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
por: Li, Changhong, et al.
Publicado: (2025)

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
por: Khandelwal, Shashwat, et al.
Publicado: (2025)

Simopt-Power: Leveraging Simulation Metadata for Low-Power Design Synthesis
por: Wadhwa, Eashan, et al.
Publicado: (2025)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
por: Kumar, Vineet, et al.
Publicado: (2025)

Simopt -- Simulation pass for Speculative Optimisation of FPGA-CAD flow
por: Wadhwa, Eashan, et al.
Publicado: (2024)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
por: Qian, Chao, et al.
Publicado: (2026)

Context-aware Simopt-Power: Using structural data with simulation metadata to optimise FPGA designs
por: Wadhwa, Eashan, et al.
Publicado: (2026)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
por: Qian, Chao
Publicado: (2025)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
por: Govindasamy, Hariprasadh, et al.
Publicado: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
por: Taka, Endri, et al.
Publicado: (2024)

LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs
por: Xu, Han, et al.
Publicado: (2024)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
por: Hayes, Oran, et al.
Publicado: (2026)

TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs
por: Qiao, Ye, et al.
Publicado: (2025)

A Lightweight Multi-Attack CAN Intrusion Detection System on Hybrid FPGAs
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
por: Le, Tran Xuan Hieu, et al.
Publicado: (2024)

Real-Time Zero-Day Intrusion Detection System for Automotive Controller Area Network on FPGAs
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

Wavelet Based Frequency Detection Using FPGAs
por: Hill, Caleb, et al.
Publicado: (2024)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
por: M, Ajay Kumar, et al.
Publicado: (2025)

SWAT: Scalable and Efficient Window Attention-based Transformers Acceleration on FPGAs
por: Bai, Zhenyu, et al.
Publicado: (2024)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
por: Han, Zhaoyang, et al.
Publicado: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
por: Kida, Misaki, et al.
Publicado: (2025)

Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
por: Mao, Gang, et al.
Publicado: (2025)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
por: Ando, Takuto, et al.
Publicado: (2025)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
por: Lanzieri, Leandro, et al.
Publicado: (2024)

Duet: Creating Harmony between Processors and Embedded FPGAs
por: Li, Ang, et al.
Publicado: (2023)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
por: Wang, Xiaoke, et al.
Publicado: (2026)

Design and Implementation of Washing Machine HUD Using FPGAs
por: Stites, Norman, et al.
Publicado: (2025)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
por: Campos, Nelson, et al.
Publicado: (2024)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
por: Tan, Hongshi, et al.
Publicado: (2026)

smallNet: Implementation of a convolutional layer in tiny FPGAs
por: Bascuñán, Fernanda Zapata, et al.
Publicado: (2025)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2023)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
por: Boston, Allen, et al.
Publicado: (2025)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
por: Patras, Alexandros, et al.
Publicado: (2026)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
por: Manca, Federico, et al.
Publicado: (2024)