Copertina

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Omidsajedi, Seyed Nima, Reddy, Rekha, Yi, Jianming, Herbst, Jan, Lipps, Christoph, Schotten, Hans Dieter
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

3D MPSoC with On-Chip Cache Support -- Design and Exploitation
di: Cataldo, Rodrigo, et al.
Pubblicazione: (2025)

Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
di: Nascimento, Diego V. Cirilo do, et al.
Pubblicazione: (2022)

Optimizing Offload Performance in Heterogeneous MPSoCs
di: Colagrande, Luca, et al.
Pubblicazione: (2024)

HeatSense: Intelligent Thermal Anomaly Detection for Securing NoC-Enabled MPSoCs
di: Hasanzadeh, Mahdi, et al.
Pubblicazione: (2025)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
di: Rahali, Hamza Ezzaoui, et al.
Pubblicazione: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
di: Leon, Vasileios, et al.
Pubblicazione: (2024)

An End-to-End DNN Inference Framework for the SpiNNaker2 Neuromorphic MPSoC
di: Jobst, Matthias, et al.
Pubblicazione: (2025)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Real-Time Spacecraft Pose Estimation Using Mixed-Precision Quantized Neural Network on COTS Reconfigurable MPSoC
di: Posso, Julien, et al.
Pubblicazione: (2024)

Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress
di: Zhou, Ranyang, et al.
Pubblicazione: (2024)

FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design
di: Nazzal, Mahmoud, et al.
Pubblicazione: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
di: Ye, Bochen, et al.
Pubblicazione: (2025)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
di: Tong, Jianming, et al.
Pubblicazione: (2024)

An ECC-based Fault Tolerance Approach for DNNs
di: Raji, Mohsen, et al.
Pubblicazione: (2025)

PA-Boot: A Formally Verified Authentication Protocol for Multiprocessor Secure Boot
di: Zhang, Zhuoruo, et al.
Pubblicazione: (2022)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
di: Sabri, Mohammad, et al.
Pubblicazione: (2024)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
di: Ko, Hanum, et al.
Pubblicazione: (2026)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
di: Symons, Arne, et al.
Pubblicazione: (2022)

Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity and Mixed Precision
di: Dai, Xilai, et al.
Pubblicazione: (2024)

A 46 Gbps 12 pJ/b Sparsity-Adaptive Beamspace Equalizer for mmWave Massive MIMO in 22FDX
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2024)

CLONE: Customizing LLMs for Efficient Latency-Aware Inference at the Edge
di: Tian, Chunlin, et al.
Pubblicazione: (2025)

Improving Chip Design Enablement for Universities in Europe -- A Position Paper
di: Krupp, Lukas, et al.
Pubblicazione: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
di: Ramírez, Cristian, et al.
Pubblicazione: (2024)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
di: Mao, Gang, et al.
Pubblicazione: (2025)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
di: Tuğrul, Yahya Can, et al.
Pubblicazione: (2025)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
di: Zhou, P. J., et al.
Pubblicazione: (2024)

WIP: Turning Fake Chips into Learning Opportunities
di: Mehraban, Haniye, et al.
Pubblicazione: (2025)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
di: Li, Yiwei, et al.
Pubblicazione: (2024)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
di: Ahmadilivani, Mohammad Hasan, et al.
Pubblicazione: (2026)

A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence
di: Kundu, Yudhishthira, et al.
Pubblicazione: (2025)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
di: Gouveia, Inês Pinto, et al.
Pubblicazione: (2024)

Hardware Accelerators for Artificial Intelligence
di: Ahsan, S M Mojahidul, et al.
Pubblicazione: (2024)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
di: Vittal, Suhas, et al.
Pubblicazione: (2025)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
di: Kim, Junsoo, et al.
Pubblicazione: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
di: Choi, Sangun, et al.
Pubblicazione: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
di: Zuckerman, Joseph, et al.
Pubblicazione: (2024)

Rainbow: A Composable Coherence Protocol for Multi-Chip Servers
di: Menezo, Lucia G., et al.
Pubblicazione: (2020)