Copertina

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Yu, Tao, Gao, Peng, Wang, Fei, Yuan, Ru-Yue
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
di: Gao, Peng, et al.
Pubblicazione: (2024)

The False Dawn: Reevaluating Google's Reinforcement Learning for Chip Macro Placement
di: Markov, Igor L.
Pubblicazione: (2023)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning
di: Wang, Shang, et al.
Pubblicazione: (2024)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
di: Maji, Supriyo, et al.
Pubblicazione: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
di: Xing, Changwen, et al.
Pubblicazione: (2025)

AI-Powered Agile Analog Circuit Design and Optimization
di: Hu, Jinhai, et al.
Pubblicazione: (2025)

Timing-Driven Global Placement by Efficient Critical Path Extraction
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
di: Jhonsa, Jinesh, et al.
Pubblicazione: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
di: Tang, Jinwei, et al.
Pubblicazione: (2024)

Multimodal Chip Physical Design Engineer Assistant
di: Tsai, Yun-Da, et al.
Pubblicazione: (2025)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
di: Liu, Wei-Kai
Pubblicazione: (2023)

BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
di: Xue, Ke, et al.
Pubblicazione: (2025)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
di: Dang, Peng, et al.
Pubblicazione: (2024)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
di: Wang, Ning, et al.
Pubblicazione: (2024)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
di: Liu, Mingju, et al.
Pubblicazione: (2024)

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
di: Hu, Runbang, et al.
Pubblicazione: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
di: Ho, Chia-Tung, et al.
Pubblicazione: (2024)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
di: Zhao, Yuxuan, et al.
Pubblicazione: (2024)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
di: Wang, Ning, et al.
Pubblicazione: (2025)

Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?
di: Olmos, Bryan, et al.
Pubblicazione: (2024)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

Towards LLM-based Root Cause Analysis of Hardware Design Failures
di: Qiu, Siyu, et al.
Pubblicazione: (2025)

A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2024)

RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
di: Zhong, Ruizhe, et al.
Pubblicazione: (2026)

Assessing Large Language Models in Generating RTL Design Specifications
di: Huang, Hung-Ming, et al.
Pubblicazione: (2025)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
di: Xu, Ning, et al.
Pubblicazione: (2024)

MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
di: Rahman, Tousif, et al.
Pubblicazione: (2024)

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)
di: Omidsajedi, Seyed Nima, et al.
Pubblicazione: (2024)

APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
di: Tan, Yonghao, et al.
Pubblicazione: (2025)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
di: Nau, Simon, et al.
Pubblicazione: (2025)

ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)