Image de couverture de livre

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Cao, Weidong, Gao, Jian, Ma, Tianrui, Ma, Rui, Benosman, Mouhacine, Zhang, Xuan
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
par: Gao, Jian, et autres
Publié: (2025)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
par: Hajisadeghi, Amir M., et autres
Publié: (2025)

ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings
par: Yang, Xiaomeng, et autres
Publié: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
par: Li, Jintao, et autres
Publié: (2024)

BlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling
par: Feng, Yu, et autres
Publié: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
par: Hu, Jinhai, et autres
Publié: (2025)

AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience
par: Wang, Zining, et autres
Publié: (2025)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
par: Chen, Zihao, et autres
Publié: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
par: Yi, Zhiqiang, et autres
Publié: (2025)

Graph Neural Networks Based Analog Circuit Link Prediction
par: Pan, Guanyuan, et autres
Publié: (2025)

TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
par: Huang, Zhirui, et autres
Publié: (2025)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
par: Zhang, Wenlun, et autres
Publié: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
par: Bhandari, Jitendra, et autres
Publié: (2024)

CircuitVAE: Efficient and Scalable Latent Circuit Optimization
par: Song, Jialin, et autres
Publié: (2024)

Analog Solver Circuit for Linear Symmetric Positive-Definite Systems at a Complexity Independent of Matrix Size
par: Abdelaleim, Osama, et autres
Publié: (2025)

Unicorn-CIM: Uncovering the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory
par: Li, Qiufeng, et autres
Publié: (2025)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
par: Maji, Supriyo, et autres
Publié: (2024)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
par: Ghosh, Subhadip, et autres
Publié: (2026)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
par: He, Xiaolin, et autres
Publié: (2025)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
par: Zhang, Yipu, et autres
Publié: (2025)

Efficient Nonlinear Function Approximation in Analog Resistive Crossbars for Recurrent Neural Networks
par: Yang, Junyi, et autres
Publié: (2024)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
par: Kim, Seungmin, et autres
Publié: (2026)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
par: Chen, Weiyu, et autres
Publié: (2025)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
par: Maji, Supriyo, et autres
Publié: (2025)

LLM-based AI Agent for Sizing of Analog and Mixed Signal Circuit
par: Liu, Chang, et autres
Publié: (2025)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

RoMe: Row Granularity Access Memory System for Large Language Models
par: Nam, Hwayong, et autres
Publié: (2025)

EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuit
par: Liu, Chang, et autres
Publié: (2025)

NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
par: Zhao, Lei, et autres
Publié: (2025)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
par: Gao, Peng, et autres
Publié: (2024)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
par: Qin, Xian Rong, et autres
Publié: (2026)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
par: Tan, Zhanhong, et autres
Publié: (2024)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
par: Liu, Bingyang, et autres
Publié: (2024)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
par: Cai, Jingwei, et autres
Publié: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
par: Ren, Yi, et autres
Publié: (2025)

ALIGN: A System for Automating Analog Layout
par: Dhar, Tonmoy, et autres
Publié: (2020)

OptINC: Optical In-Network-Computing for Scalable Distributed Learning
par: Fei, Sijie, et autres
Publié: (2026)

VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
par: Pan, Guanyuan, et autres
Publié: (2026)

Fast Parameter Optimization of Delayed Feedback Reservoir with Backpropagation and Gradient Descent
par: Ikeda, Sosei, et autres
Publié: (2025)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
par: Bujana, Antonio J., et autres
Publié: (2026)