Copertina

STT-RAM-based Hierarchical In-Memory Computing

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Gajaria, Dhruv, Gomez, Kevin Antony, Adegbija, Tosiron
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Computers and Society Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

CHIME: Energy-Efficient STT-RAM-based Concurrent Hierarchical In-Memory Processing
di: Gajaria, Dhruv, et al.
Pubblicazione: (2024)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
di: Choudhary, Yousuf, et al.
Pubblicazione: (2026)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
di: Choudhary, Yousuf, et al.
Pubblicazione: (2026)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Reuse Detector: Improving the Management of STT-RAM SLLCs
di: RodrÍguez-RodrÍguez, Roberto, et al.
Pubblicazione: (2024)

Are LLMs Any Good for High-Level Synthesis?
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
di: Liao, Yuchao, et al.
Pubblicazione: (2026)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
di: Aliyev, Ilkin, et al.
Pubblicazione: (2026)

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
di: SeyedFaraji, Saeed, et al.
Pubblicazione: (2024)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Deep Inverse Design for High-Level Synthesis
di: Chang, Ping, et al.
Pubblicazione: (2024)

The Interplay of Computing, Ethics, and Policy in Brain-Computer Interface Design
di: Ugur, Muhammed, et al.
Pubblicazione: (2024)

System Support for Environmentally Sustainable Computing in Data Centers
di: Chen, Fan
Pubblicazione: (2024)

All-in-Memory Stochastic Computing using ReRAM
di: de Lima, João Paulo C., et al.
Pubblicazione: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
di: Chen, Guan-Cheng, et al.
Pubblicazione: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
di: Hajisadeghi, Amir M., et al.
Pubblicazione: (2024)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
di: Sabri, Mohammad, et al.
Pubblicazione: (2025)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

The Dirty Secret of SSDs: Embodied Carbon
di: Tannu, Swamit, et al.
Pubblicazione: (2022)

Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon
di: Sauter, Phillippe, et al.
Pubblicazione: (2025)

ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

Architectural Exploration of Application-Specific Resonant SRAM Compute-in-Memory (rCiM)
di: Challagundla, Dhandeep, et al.
Pubblicazione: (2024)

Computer Architecture's AlphaZero Moment: Automated Discovery in an Encircled World
di: Sankaralingam, Karthikeyan
Pubblicazione: (2026)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
di: Lai, Yu-Hong, et al.
Pubblicazione: (2025)

HURRY: Highly Utilized, Reconfigurable ReRAM-based In-situ Accelerator with Multifunctionality
di: Shin, Hery, et al.
Pubblicazione: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
di: Narla, Siri, et al.
Pubblicazione: (2024)

DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation
di: Shao, Kunming, et al.
Pubblicazione: (2025)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
di: Fu, Siqing, et al.
Pubblicazione: (2023)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
di: Zhang, Chenguang, et al.
Pubblicazione: (2024)

Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
di: Arockiaraj, Jebacyril, et al.
Pubblicazione: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
di: Li, Peijing, et al.
Pubblicazione: (2025)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
di: Sabri, Mohammad, et al.
Pubblicazione: (2024)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
di: Chen, Zhiyu, et al.
Pubblicazione: (2024)