Image de couverture de livre

Culsans: An Efficient Snoop-based Coherency Unit for the CVA6 Open Source RISC-V application processor

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Tedeschi, Riccardo, Valente, Luca, Ottavi, Gianmarco, Zelioli, Enrico, Wistoff, Nils, Giacometti, Massimiliano, Sajjad, Abdul Basit, Benini, Luca, Rossi, Davide
Format:	Preprint
Publié:	2024
Sujets:	Systems and Control
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
par: Fu, Zexin, et autres
Publié: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
par: Tedeschi, Riccardo, et autres
Publié: (2025)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
par: Zelioli, Enrico, et autres
Publié: (2024)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
par: Koenig, Cyril, et autres
Publié: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
par: Manoni, Simone, et autres
Publié: (2026)

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
par: Paulin, Gianna, et autres
Publié: (2024)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
par: Scheffler, Paul, et autres
Publié: (2025)

fence.t.s: Closing Timing Channels in High-Performance Out-of-Order Cores through ISA-Supported Temporal Partitioning
par: Wistoff, Nils, et autres
Publié: (2024)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
par: Perotti, Matteo, et autres
Publié: (2022)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
par: Valente, Luca, et autres
Publié: (2022)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
par: Valente, Luca, et autres
Publié: (2024)

AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
par: Perotti, Matteo, et autres
Publié: (2025)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
par: Reinwardt, Christopher, et autres
Publié: (2025)

TOP: Towards Open & Predictable Heterogeneous SoCs
par: Valente, Luca, et autres
Publié: (2024)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2026)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2025)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
par: Colagrande, Luca, et autres
Publié: (2025)

Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space
par: Rogenmoser, Michael, et autres
Publié: (2023)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
par: Perotti, Matteo, et autres
Publié: (2023)

Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
par: Wistoff, Nils, et autres
Publié: (2022)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
par: Perotti, Matteo, et autres
Publié: (2024)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
par: Scheffler, Paul, et autres
Publié: (2024)

ArtistIC: An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
par: Benz, Thomas, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

Maestro: A 302 GFLOPS/W and 19.8GFLOPS RISC-V Vector-Tensor Architecture for Wearable Ultrasound Edge Computing
par: Sinigaglia, Mattia, et autres
Publié: (2025)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
par: Rogenmoser, Michael, et autres
Publié: (2024)

Safe-NEureka: a Hybrid Modular Redundant DNN Accelerator for On-board Satellite AI Processing
par: Tedeschi, Riccardo, et autres
Publié: (2026)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

Co-designing a Programmable RISC-V Accelerator for MPC-based Energy and Thermal Management of Many-Core HPC Processors
par: Ottaviano, Alessandro, et autres
Publié: (2025)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
par: Laghi, Umberto, et autres
Publié: (2025)

Coherence Length Calculation for the Outcoupled Beam of Atom Laser
par: Abdul-Basit A. Sale
Publié: (2007)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
par: Potocnik, Viviane, et autres
Publié: (2024)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems
par: Rutishauser, Georg, et autres
Publié: (2024)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
par: Benz, Thomas, et autres
Publié: (2025)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
par: Ottaviano, Alessandro, et autres
Publié: (2023)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
par: Cammarata, Danilo, et autres
Publié: (2025)