Exploring Liquid Neural Networks on Loihi-2
Fuente:
arXiv
Saved in:
| Main Authors: | Pawlak, Wiktoria Agata, Isik, Murat, Le, Dexter, Dikmen, Ismail Can |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
by: Isik, Murat, et al.
Published: (2024)
by: Isik, Murat, et al.
Published: (2024)
Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
by: Katti, Prabodh, et al.
Published: (2024)
by: Katti, Prabodh, et al.
Published: (2024)
Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)
by: Andrulis, Tanner, et al.
Published: (2024)
ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)
by: Sedaghatgoo, Ali, et al.
Published: (2024)
Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
by: Vadlamani, Madhav, et al.
Published: (2026)
by: Vadlamani, Madhav, et al.
Published: (2026)
Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)
by: Xu, Zhicheng, et al.
Published: (2025)
Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)
by: Miao, Tianci, et al.
Published: (2025)
STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)
by: Parekh, Varun Darshana, et al.
Published: (2025)
Count2Multiply: Reliable In-Memory High-Radix Counting
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)
Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
by: Bagheralmoosavi, Bahareh, et al.
Published: (2024)
by: Bagheralmoosavi, Bahareh, et al.
Published: (2024)
A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)
by: Narla, Siri, et al.
Published: (2024)
A Review of Memory Wall for Neuromorphic Computing
by: Le, Dexter, et al.
Published: (2025)
by: Le, Dexter, et al.
Published: (2025)
Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
by: Biswas, Rudra, et al.
Published: (2025)
by: Biswas, Rudra, et al.
Published: (2025)
OPIMA: Optical Processing-In-Memory for Convolutional Neural Network Acceleration
by: Sunny, Febin, et al.
Published: (2024)
by: Sunny, Febin, et al.
Published: (2024)
Seizure Detection and Prediction by Parallel Memristive Convolutional Neural Networks
by: Li, Chenqi, et al.
Published: (2022)
by: Li, Chenqi, et al.
Published: (2022)
A Blueprint for Precise and Fault-Tolerant Analog Neural Networks
by: Demirkiran, Cansu, et al.
Published: (2023)
by: Demirkiran, Cansu, et al.
Published: (2023)
ASDR: Exploiting Adaptive Sampling and Data Reuse for CIM-based Instant Neural Rendering
by: Liu, Fangxin, et al.
Published: (2025)
by: Liu, Fangxin, et al.
Published: (2025)
PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)
by: Chen, Zhiyu, et al.
Published: (2024)
SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)
by: Xie, Yanyue, et al.
Published: (2024)
Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)
by: Tasnim, Maliha, et al.
Published: (2024)
Everything You Wanted to Know About Consumer Light Management in Smart Energy
by: Mohanty, Prajnyajit, et al.
Published: (2024)
by: Mohanty, Prajnyajit, et al.
Published: (2024)
Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
by: GS, Nitesh Narayana, et al.
Published: (2024)
by: GS, Nitesh Narayana, et al.
Published: (2024)
WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
by: Victor, Jeffry, et al.
Published: (2024)
by: Victor, Jeffry, et al.
Published: (2024)
MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
by: Qian, Xingyue, et al.
Published: (2024)
by: Qian, Xingyue, et al.
Published: (2024)
Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)
by: Khezeli, Benyamin, et al.
Published: (2024)
NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)
by: Nair, Harideep, et al.
Published: (2024)
LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
by: Maddala, Karthik, et al.
Published: (2024)
by: Maddala, Karthik, et al.
Published: (2024)
Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
by: Narla, Siri, et al.
Published: (2024)
by: Narla, Siri, et al.
Published: (2024)
The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
by: Chen, Lei, et al.
Published: (2024)
by: Chen, Lei, et al.
Published: (2024)
Efficient FIR filtering with Bit Layer Multiply Accumulator
by: Liguori, Vincenzo
Published: (2024)
by: Liguori, Vincenzo
Published: (2024)
SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
by: Razmkhah, Sasan, et al.
Published: (2024)
by: Razmkhah, Sasan, et al.
Published: (2024)
Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)
by: Hajisadeghi, Amir M., et al.
Published: (2024)
Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
by: Choi, Suhyeong, et al.
Published: (2024)
by: Choi, Suhyeong, et al.
Published: (2024)
Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
by: Pallavi, CH., et al.
Published: (2024)
by: Pallavi, CH., et al.
Published: (2024)
FPIA: Field-Programmable Ising Arrays with In-Memory Computing
by: Hutchinson, George Higgins, et al.
Published: (2024)
by: Hutchinson, George Higgins, et al.
Published: (2024)
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)
by: Wang, Yanjing, et al.
Published: (2024)
Computing High-Degree Polynomial Gradients in Memory
by: Bhattacharya, T., et al.
Published: (2024)
by: Bhattacharya, T., et al.
Published: (2024)
ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)
by: Zhang, Jian, et al.
Published: (2024)
MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
Similar Items
-
Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
by: Isik, Murat, et al.
Published: (2024) -
Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
by: Katti, Prabodh, et al.
Published: (2024) -
Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024) -
ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024) -
Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
by: Vadlamani, Madhav, et al.
Published: (2026)