Copertina

Towards Error Correction for Computing in Racetrack Memory

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Brazzle, Preston, Morris III, Benjamin F., McKinney, Evan, Zhou, Peipei, Hu, Jingtong, Khan, Asif Ali, Jones, Alex K.
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Count2Multiply: Reliable In-Memory High-Radix Counting
di: de Lima, João Paulo Cardoso, et al.
Pubblicazione: (2024)

Error Detection and Correction Codes for Safe In-Memory Computations
di: Parrini, Luca, et al.
Pubblicazione: (2024)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
di: Khan, Asif Ali, et al.
Pubblicazione: (2022)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
di: Khan, Asif Ali, et al.
Pubblicazione: (2024)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
di: Zhuang, Jinming, et al.
Pubblicazione: (2024)

Sustainable AI Processing at the Edge
di: Ollivier, Sébastien, et al.
Pubblicazione: (2022)

All-in-Memory Stochastic Computing using ReRAM
di: de Lima, João Paulo C., et al.
Pubblicazione: (2025)

Efficient In-Memory Acceleration of Sparse Block Diagonal LLMs
di: de Lima, João Paulo Cardoso, et al.
Pubblicazione: (2025)

The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
di: Volos, Haris
Pubblicazione: (2023)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
di: Hakert, Christian, et al.
Pubblicazione: (2025)

Non-Binary LDPC Arithmetic Error Correction For Processing-in-Memory
di: Shi, Daijing, et al.
Pubblicazione: (2025)

A Computing-in-Memory-based One-Class Hyperdimensional Computing Model for Outlier Detection
di: Wang, Ruixuan, et al.
Pubblicazione: (2023)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
di: Chen, Yun-Chih, et al.
Pubblicazione: (2025)

Google Quantum AI's Quest for Error-Corrected Quantum Computers
di: AbuGhanem, M.
Pubblicazione: (2024)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
di: Ko, Hanum, et al.
Pubblicazione: (2026)

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
di: Yang, Zhuoping, et al.
Pubblicazione: (2023)

In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
di: Dong, Shuai, et al.
Pubblicazione: (2026)

PHAROS: Pipelined Heterogeneous Accelerators for Real-time Safety-critical Systems With Deadline Compliance
di: Ji, Shixin, et al.
Pubblicazione: (2026)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
di: Xie, Rui, et al.
Pubblicazione: (2025)

Special Session: Sustainable Deployment of Deep Neural Networks on Non-Volatile Compute-in-Memory Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2025)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
di: Jockar, Ali, et al.
Pubblicazione: (2025)

In-Memory Computing Architecture for Efficient Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2024)

A Review of Memory Wall for Neuromorphic Computing
di: Le, Dexter, et al.
Pubblicazione: (2025)

Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
di: Mouny, Pierre-Antoine, et al.
Pubblicazione: (2025)

Computing-In-Memory Aware Model Adaption For Edge Devices
di: Lin, Ming-Han, et al.
Pubblicazione: (2025)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2026)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2024)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
di: Rojkov, Brian, et al.
Pubblicazione: (2026)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
di: Chakraborty, Subhradip, et al.
Pubblicazione: (2026)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
di: Wang, Chuanzhen, et al.
Pubblicazione: (2026)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

An Event-Driven Spiking Compute-In-Memory Macro based on SOT-MRAM
di: Yu, Deyang, et al.
Pubblicazione: (2025)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
di: Gao, Hanyuan, et al.
Pubblicazione: (2026)

To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
di: Ranjbar, Ali, et al.
Pubblicazione: (2025)