:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Kokane, Omkar, Sati, Prabhat, Lokhande, Mukul, Vishvakarma, Santosh Kumar
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Artificial Intelligence Computer Vision and Pattern Recognition
Online Access:	https://arxiv.org/abs/2408.00806
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration
by: Lokhande, Mukul, et al.
Published: (2026)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
by: Kokane, Omkar, et al.
Published: (2025)

XR-NPE: High-Throughput Mixed-precision SIMD Neural Processing Engine for Extended Reality Perception Workloads
by: Chaudhari, Tejas, et al.
Published: (2025)

CORVET: A CORDIC-Powered, Resource-Frugal Mixed-Precision Vector Processing Engine for High-Throughput AIoT applications
by: Kumar, Sonu, et al.
Published: (2026)

HYDRA: Hybrid Data Multiplexing and Run-time Layer Configurable DNN Accelerator
by: Kumar, Sonu, et al.
Published: (2024)

L-SPINE: A Low-Precision SIMD Spiking Neural Compute Engine for Resource-efficient Edge Inference
by: Kumar, Sonu, et al.
Published: (2026)

QForce-RL: Quantized FPGA-Optimized Reinforcement Learning Compute Engine
by: Jha, Anushka, et al.
Published: (2025)

POLARON: Precision-aware On-device Learning and Adaptive Runtime-cONfigurable AI acceleration
by: Lokhande, Mukul, et al.
Published: (2025)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
by: Lokhande, Mukul, et al.
Published: (2024)

CORDIC Is All You Need
by: Kokane, Omkar, et al.
Published: (2025)

E-ReCON: An Energy- and Resource-Efficient Precision-Configurable Sparse nvCIM Macro for Conventional and Spiking Neural Edge Inference
by: Tenwar, Ankit Kumar, et al.
Published: (2026)

SPADE: A SIMD Posit-enabled compute engine for Accelerating DNN Efficiency
by: Kumar, Sonu, et al.
Published: (2026)

TREA: Low-precision Time-Multiplexed, Resource-Efficient Edge Accelerator for Object Detection and Classification
by: Sharma, Vijay Pratap, et al.
Published: (2026)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
by: Khan, Mohd Faisal, et al.
Published: (2025)

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning
by: Kumar, Sonu, et al.
Published: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
by: Kumar, Sonu, et al.
Published: (2025)

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
by: Lokhande, Mukul, et al.
Published: (2025)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
by: Sharma, Vijay Pratap, et al.
Published: (2026)

DPD-NeuralEngine: A 22-nm 6.6-TOPS/W/mm$^2$ Recurrent Neural Network Accelerator for Wideband Power Amplifier Digital Pre-Distortion
by: Li, Ang, et al.
Published: (2024)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
by: Dhakad, Narendra Singh, et al.
Published: (2026)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
by: Lokhande, Mukul, et al.
Published: (2025)

MorphOPC: Advancing Mask Optimization with Multi-scale Hierarchical Morphological Learning
by: Hu, Yuting, et al.
Published: (2026)

Procrastination Is All You Need: Exponent Indexed Accumulators for Floating Point, Posits and Logarithmic Numbers
by: Liguori, Vincenzo
Published: (2024)

Real-Time Spacecraft Pose Estimation Using Mixed-Precision Quantized Neural Network on COTS Reconfigurable MPSoC
by: Posso, Julien, et al.
Published: (2024)

CHOSEN: Compilation to Hardware Optimization Stack for Efficient Vision Transformer Inference
by: Sadeghi, Mohammad Erfan, et al.
Published: (2024)

TinyIceNet: Low-Power SAR Sea Ice Segmentation for On-Board FPGA Inference
by: Koutayni, Mhd Rashed Al, et al.
Published: (2026)

From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
by: Liguori, Vincenzo
Published: (2024)

Assessing the Added Value of Onboard Earth Observation Processing with the IRIDE HEO Service Segment
by: Thind, Parampuneet Kaur, et al.
Published: (2026)

CDM-QTA: Quantized Training Acceleration for Efficient LoRA Fine-Tuning of Diffusion Model
by: Lu, Jinming, et al.
Published: (2025)

Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists
by: Xu, Haohang, et al.
Published: (2025)

Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multilingual Neural Machine Translation
by: Lokhande, Mukul, et al.
Published: (2025)

Dedicated Inference Engine and Binary-Weight Neural Networks for Lightweight Instance Segmentation
by: Chen, Tse-Wei, et al.
Published: (2025)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
by: Dhakad, Narendra Singh, et al.
Published: (2026)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
by: Dhakad, Narendra Singh, et al.
Published: (2024)

Real-World Deployment of a Lane Change Prediction Architecture Based on Knowledge Graph Embeddings and Bayesian Inference
by: Manzour, M., et al.
Published: (2025)

LLM-FP4: 4-Bit Floating-Point Quantized Transformers
by: Liu, Shih-yang, et al.
Published: (2023)

TSLA: A Task-Specific Learning Adaptation for Semantic Segmentation on Autonomous Vehicles Platform
by: Liu, Jun, et al.
Published: (2025)

fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs
by: Toupas, Petros, et al.
Published: (2023)

SQ-DM: Accelerating Diffusion Models with Aggressive Quantization and Temporal Sparsity
by: Fan, Zichen, et al.
Published: (2025)

SageAttention2++: A More Efficient Implementation of SageAttention2
by: Zhang, Jintao, et al.
Published: (2025)