Copertina

A Tiny Supervised ODL Core with Auto Data Pruning for Human Activity Recognition

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Matsutani, Hiroki, Marculescu, Radu
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

A Cost-Efficient FPGA Implementation of Tiny Transformer Model using Neural ODE
di: Okubo, Ikumi, et al.
Pubblicazione: (2024)

InstantFT: An FPGA-Based Runtime Subsecond Fine-tuning of CNN Models
di: Sugiura, Keisuke, et al.
Pubblicazione: (2025)

PointODE: Lightweight Point Cloud Learning with Neural Ordinary Differential Equations on Edge
di: Sugiura, Keisuke, et al.
Pubblicazione: (2025)

TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
di: Yang, Jianlei, et al.
Pubblicazione: (2023)

ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
di: Su, Zhe, et al.
Pubblicazione: (2025)

FPGA-Accelerated Correspondence-free Point Cloud Registration with PointNet Features
di: Sugiura, Keisuke, et al.
Pubblicazione: (2024)

Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated Deployment Flow
di: Wiese, Philip, et al.
Pubblicazione: (2024)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
di: He, Zifan, et al.
Pubblicazione: (2025)

Energy Efficient Software Hardware CoDesign for Machine Learning: From TinyML to Large Language Models
di: Vahdatpour, Mohammad Saleh, et al.
Pubblicazione: (2026)

RCNet: $ΔΣ$ IADCs as Recurrent AutoEncoders
di: Verdant, Arnaud, et al.
Pubblicazione: (2025)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
di: Andronic, Marta, et al.
Pubblicazione: (2025)

AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning
di: Li, Chongxiao, et al.
Pubblicazione: (2026)

Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
di: Wu, Ka Wai
Pubblicazione: (2024)

Active Imitation Learning for Thermal- and Kernel-Aware LFM Inference on 3D S-NUCA Many-Cores
di: Shen, Yixian, et al.
Pubblicazione: (2026)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
di: Woodward, Kieran, et al.
Pubblicazione: (2025)

ELF: Efficient Logic Synthesis by Pruning Redundancy in Refactoring
di: Tsaras, Dimitris, et al.
Pubblicazione: (2025)

A Data-Driven Approach to Dataflow-Aware Online Scheduling for Graph Neural Network Inference
di: Puigdemont, Pol, et al.
Pubblicazione: (2024)

Efficient Tabular Data Preprocessing of ML Pipelines
di: Zhu, Yu, et al.
Pubblicazione: (2024)

Iceberg: Enhancing HLS Modeling with Synthetic Data
di: Ding, Zijian, et al.
Pubblicazione: (2025)

Data-Rate-Aware High-Speed CNN Inference on FPGAs
di: Habermann, Tobias, et al.
Pubblicazione: (2026)

An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
di: Li, Tseng-Jen, et al.
Pubblicazione: (2025)

Architectural Implications of Neural Network Inference for High Data-Rate, Low-Latency Scientific Applications
di: Weng, Olivia, et al.
Pubblicazione: (2024)

Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs
di: Chowdhury, Md Rownak Hossain, et al.
Pubblicazione: (2025)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
di: Ahmed, Md Rubel, et al.
Pubblicazione: (2024)

AutoFlows++: Hierarchical Message Flow Mining for System on Chip Designs
di: Nadimi, Bardia, et al.
Pubblicazione: (2026)

NAS-Cap: Deep-Learning Driven 3-D Capacitance Extraction with Neural Architecture Search and Data Augmentation
di: Li, Haoyuan, et al.
Pubblicazione: (2024)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
di: Rahali, Hamza Ezzaoui, et al.
Pubblicazione: (2025)

Inference-to-complete: A High-performance and Programmable Data-plane Co-processor for Neural-network-driven Traffic Analysis
di: Wen, Dong, et al.
Pubblicazione: (2024)

Running Conventional Automatic Speech Recognition on Memristor Hardware: A Simulated Approach
di: Rossenbach, Nick, et al.
Pubblicazione: (2025)

Onboard Optimization and Learning: A Survey
di: Pavel, Monirul Islam, et al.
Pubblicazione: (2025)

A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
di: Yin, Guodong, et al.
Pubblicazione: (2022)

Circuit Transformer: A Transformer That Preserves Logical Equivalence
di: Li, Xihan, et al.
Pubblicazione: (2024)

GraCo -- A Graph Composer for Integrated Circuits
di: Uhlich, Stefan, et al.
Pubblicazione: (2024)

A Joint Learning Approach to Hardware Caching and Prefetching
di: Yuan, Samuel, et al.
Pubblicazione: (2025)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
di: Biggs, Benjamin, et al.
Pubblicazione: (2023)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
di: Mehradfar, Asal, et al.
Pubblicazione: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing
di: Bessalah, Aniss, et al.
Pubblicazione: (2025)