Finite-Time Lyapunov Exponent Calculation on FPGA using High-Level Synthesis Tools
Fuente:
arXiv
Saved in:
| Main Authors: | de Castro, Manuel, Osorio, Roberto R., Andujar, Francisco J., Carratalá-Sáez, Rocío, Torres, Yuri, Llanos, Diego R. |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis
by: Lau, Jason, et al.
Published: (2024)
by: Lau, Jason, et al.
Published: (2024)
RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
by: Kim, Jiho, et al.
Published: (2025)
by: Kim, Jiho, et al.
Published: (2025)
SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
by: Brignone, Giovanni, et al.
Published: (2024)
by: Brignone, Giovanni, et al.
Published: (2024)
IPU: Flexible Hardware Introspection Units
by: McDougall, Ian, et al.
Published: (2023)
by: McDougall, Ian, et al.
Published: (2023)
Real-Time, Energy-Efficient, Sampling-Based Optimal Control via FPGA Acceleration
by: Desai, Tanmay, et al.
Published: (2026)
by: Desai, Tanmay, et al.
Published: (2026)
High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
by: Jakli, Balazs, et al.
Published: (2024)
by: Jakli, Balazs, et al.
Published: (2024)
Tools and Methodologies for System-Level Design
by: Bhattacharyya, Shuvra S., et al.
Published: (2025)
by: Bhattacharyya, Shuvra S., et al.
Published: (2025)
Real Time FPGA Based Transformers & VLMs for Vision Tasks: SOTA Designs and Optimizations
by: Sali, Safa Mohammed, et al.
Published: (2025)
by: Sali, Safa Mohammed, et al.
Published: (2025)
Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
by: Galimberti, Andrea, et al.
Published: (2024)
by: Galimberti, Andrea, et al.
Published: (2024)
Real-Time Adaptive Neural Network on FPGA: Enhancing Adaptability through Dynamic Classifier Selection
by: Bouazzaoui, Achraf El, et al.
Published: (2023)
by: Bouazzaoui, Achraf El, et al.
Published: (2023)
Holistic Optimization Framework for FPGA Accelerators
by: Pouget, Stéphane, et al.
Published: (2025)
by: Pouget, Stéphane, et al.
Published: (2025)
Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
by: Devadze, Sergei, et al.
Published: (2024)
by: Devadze, Sergei, et al.
Published: (2024)
HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline
by: Guo, Qingyu, et al.
Published: (2024)
by: Guo, Qingyu, et al.
Published: (2024)
FastFlow in FPGA Stacks of Data Centers
by: Paul, Rourab, et al.
Published: (2024)
by: Paul, Rourab, et al.
Published: (2024)
Demystifying FPGA Hard NoC Performance
by: Liu, Sihao, et al.
Published: (2025)
by: Liu, Sihao, et al.
Published: (2025)
FPGA-based Hyrbid Memory Emulation System
by: Wen, Fei, et al.
Published: (2020)
by: Wen, Fei, et al.
Published: (2020)
Real Time FPGA Based CNNs for Detection, Classification, and Tracking in Autonomous Systems: State of the Art Designs and Optimizations
by: Sali, Safa Mohammed, et al.
Published: (2025)
by: Sali, Safa Mohammed, et al.
Published: (2025)
LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
by: Sun, Miao, et al.
Published: (2026)
by: Sun, Miao, et al.
Published: (2026)
FPPS: An FPGA-Based Point Cloud Processing System
by: Zhou, Xiaofeng, et al.
Published: (2026)
by: Zhou, Xiaofeng, et al.
Published: (2026)
Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA
by: Arockiaraj, Jebacyril, et al.
Published: (2025)
by: Arockiaraj, Jebacyril, et al.
Published: (2025)
Design and Implementation of BNN-Based Object Detection on FPGA
by: Zhao, Xuyu, et al.
Published: (2026)
by: Zhao, Xuyu, et al.
Published: (2026)
LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
by: Papaphilippou, Philippos
Published: (2026)
by: Papaphilippou, Philippos
Published: (2026)
Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
by: Shahawy, Mohamed, et al.
Published: (2025)
by: Shahawy, Mohamed, et al.
Published: (2025)
Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
by: Mecik, Michael, et al.
Published: (2025)
by: Mecik, Michael, et al.
Published: (2025)
An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
by: Mazouz, Alaa, et al.
Published: (2025)
by: Mazouz, Alaa, et al.
Published: (2025)
Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
by: Harlikar, Pracheta, et al.
Published: (2025)
by: Harlikar, Pracheta, et al.
Published: (2025)
EMiX: Emulating Beyond Single-FPGA Limits
by: Kropotov, Alexander, et al.
Published: (2026)
by: Kropotov, Alexander, et al.
Published: (2026)
ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools
by: Sumitani, Rafael, et al.
Published: (2024)
by: Sumitani, Rafael, et al.
Published: (2024)
HLSPilot: LLM-based High-Level Synthesis
by: Xiong, Chenwei, et al.
Published: (2024)
by: Xiong, Chenwei, et al.
Published: (2024)
Dynamic Loop Fusion in High-Level Synthesis
by: Szafarczyk, Robert, et al.
Published: (2025)
by: Szafarczyk, Robert, et al.
Published: (2025)
FPGA Technology Mapping Using Sketch-Guided Program Synthesis
by: Smith, Gus Henry, et al.
Published: (2024)
by: Smith, Gus Henry, et al.
Published: (2024)
Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
by: Yu, Cunxi
Published: (2025)
by: Yu, Cunxi
Published: (2025)
SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding
by: Zhong, Linfeng, et al.
Published: (2025)
by: Zhong, Linfeng, et al.
Published: (2025)
GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)
TerEffic: Highly Efficient Ternary LLM Inference on FPGA
by: Yin, Chenyang, et al.
Published: (2025)
by: Yin, Chenyang, et al.
Published: (2025)
A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
by: Yunusoglu, Aybars, et al.
Published: (2026)
by: Yunusoglu, Aybars, et al.
Published: (2026)
Binary Neural Network Implementation for Handwritten Digit Recognition on FPGA
by: Ertörer, Emir Devlet, et al.
Published: (2025)
by: Ertörer, Emir Devlet, et al.
Published: (2025)
TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
by: Zhong, Yang, et al.
Published: (2025)
by: Zhong, Yang, et al.
Published: (2025)
SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
by: Parthasarathy, Rishab
Published: (2025)
by: Parthasarathy, Rishab
Published: (2025)
An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
by: Ferry, Corentin, et al.
Published: (2024)
by: Ferry, Corentin, et al.
Published: (2024)
Similar Items
-
RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis
by: Lau, Jason, et al.
Published: (2024) -
RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
by: Kim, Jiho, et al.
Published: (2025) -
SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
by: Brignone, Giovanni, et al.
Published: (2024) -
IPU: Flexible Hardware Introspection Units
by: McDougall, Ian, et al.
Published: (2023) -
Real-Time, Energy-Efficient, Sampling-Based Optimal Control via FPGA Acceleration
by: Desai, Tanmay, et al.
Published: (2026)