Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis

Ähnliche Einträge

• PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
  von: Swaroopa, Sneha, et al.
  Veröffentlicht: (2025)
• Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
  von: Pouget, Stéphane, et al.
  Veröffentlicht: (2024)
• Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
  von: Xu, Haocheng, et al.
  Veröffentlicht: (2024)
• Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
  von: Tanaka, Izumi, et al.
  Veröffentlicht: (2026)
• RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
  von: Tsai, Yun-Da, et al.
  Veröffentlicht: (2023)