Copertina

Potential and Limitation of High-Frequency Cores and Caches

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Pai, Kunal, Nand, Anusheel, Lowe-Power, Jason
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
di: Pai, Kunal, et al.
Pubblicazione: (2025)

Portable Targeted Sampling Framework Using LLVM
di: Qiu, Zhantong, et al.
Pubblicazione: (2025)

TDRAM: Tag-enhanced DRAM for Efficient Caching
di: Babaie, Maryam, et al.
Pubblicazione: (2024)

HammerSim: A System-Level Tool to Model RowHammer
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

Exploring DRAM Cache Prefetching for Pooled Memory
di: Tirumalasetty, Chandrahas, et al.
Pubblicazione: (2024)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
di: Bueno, Nicolas, et al.
Pubblicazione: (2024)

Fletch: File-System Metadata Caching in Programmable Switches
di: Liu, Qingxiu, et al.
Pubblicazione: (2025)

CMD: A Cache-assisted GPU Memory Deduplication Architecture
di: Zhao, Wei, et al.
Pubblicazione: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
di: Hong, Jeongmin, et al.
Pubblicazione: (2024)

Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing
di: Khadem, Alireza, et al.
Pubblicazione: (2025)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
di: Kabir, MD Arafat, et al.
Pubblicazione: (2024)

On the Impact of ISA Extension on Energy Consumption of I-Cache in Extensible Processors
di: Behboudi, Noushin, et al.
Pubblicazione: (2024)

3D MPSoC with On-Chip Cache Support -- Design and Exploitation
di: Cataldo, Rodrigo, et al.
Pubblicazione: (2025)

An Analytical and Empirical Investigation of Tag Partitioning for Energy-Efficient Reliable Cache
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2025)

Titanus: Enabling KV Cache Pruning and Quantization On-the-Fly for LLM Acceleration
di: Chen, Peilin, et al.
Pubblicazione: (2025)

ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
di: Petrolo, Vincenzo, et al.
Pubblicazione: (2025)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

The Open-Source BlackParrot-BedRock Cache Coherence System
di: Wyse, Mark Unruh
Pubblicazione: (2025)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
di: Gao, Hanyuan, et al.
Pubblicazione: (2026)

ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
di: Cammarata, Danilo, et al.
Pubblicazione: (2026)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
di: Pouget, Stéphane, et al.
Pubblicazione: (2024)

Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time Systems
di: Sullivan, Connor, et al.
Pubblicazione: (2024)

LFOC+: A Fair OS-level Cache-Clustering Policy for Commodity Multicore Systems
di: Saez, Juan Carlos, et al.
Pubblicazione: (2024)

In-place Switch: Reprogramming based SLC Cache Design for Hybrid 3D SSDs
di: Yang, Xufeng, et al.
Pubblicazione: (2024)

PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
di: Li, Luyi, et al.
Pubblicazione: (2023)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
di: Zoni, Davide, et al.
Pubblicazione: (2025)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
di: Cheng, Feng, et al.
Pubblicazione: (2025)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
di: You, Dean, et al.
Pubblicazione: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
di: Tedeschi, Riccardo, et al.
Pubblicazione: (2025)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
di: Wang, Quancheng, et al.
Pubblicazione: (2023)

Nemo: A Low-Write-Amplification Cache for Tiny Objects on Log-Structured Flash Devices
di: Yang, Xufeng, et al.
Pubblicazione: (2026)

Learning Cache Coherence Traffic for NoC Routing Design
di: Xiong, Guochu, et al.
Pubblicazione: (2025)

An O(m+n)-Space Spatiotemporal Denoising Filter with Cache-Like Memories for Dynamic Vision Sensors
di: Zhao, Qinghang, et al.
Pubblicazione: (2024)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
di: Jung, Victor J. B., et al.
Pubblicazione: (2025)

VEDA: Efficient LLM Generation Through Voting-based KV Cache Eviction and Dataflow-flexible Accelerator
di: Wang, Zhican, et al.
Pubblicazione: (2025)