Copertina

LLM-Aided Compilation for Tensor Accelerators

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Hong, Charles, Bhatia, Sahil, Haan, Altan, Dong, Shengjun Kris, Nikiforov, Dima, Cheung, Alvin, Shao, Yakun Sophia
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Machine Learning Programming Languages
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Autocomp: A Powerful and Portable Code Optimizer for Tensor Accelerators
di: Hong, Charles, et al.
Pubblicazione: (2025)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
di: Jain, Devansh, et al.
Pubblicazione: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
di: Hong, Charles, et al.
Pubblicazione: (2025)

Partial Cross-Compilation and Mixed Execution for Accelerating Dynamic Binary Translation
di: Gu, Yuhao, et al.
Pubblicazione: (2025)

Understanding Accelerator Compilers via Performance Profiling
di: Yorihiro, Ayaka, et al.
Pubblicazione: (2025)

Generation of Compiler Backends from Formal Models of Hardware
di: Smith, Gus Henry
Pubblicazione: (2024)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
di: Li, Shangkun, et al.
Pubblicazione: (2026)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
di: Haynes, Houston
Pubblicazione: (2026)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
di: Xu, Siyi, et al.
Pubblicazione: (2025)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
di: Hong, Charles, et al.
Pubblicazione: (2025)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
di: Zhang, Weichuang, et al.
Pubblicazione: (2024)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
di: Tanaka, Izumi, et al.
Pubblicazione: (2026)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
di: Zhuang, Jinming, et al.
Pubblicazione: (2024)

MINISA: Minimal Instruction Set Architecture for Next-gen Reconfigurable Inference Accelerator
di: Tong, Jianming, et al.
Pubblicazione: (2026)

There and Back Again: A Netlist's Tale with Much Egraphin'
di: Smith, Gus Henry, et al.
Pubblicazione: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
di: Smith, Gus Henry, et al.
Pubblicazione: (2024)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
di: Yang, Yiyao, et al.
Pubblicazione: (2025)

Genesis: A Compiler Framework for Hamiltonian Simulation on Hybrid CV-DV Quantum Computers
di: Chen, Zihan, et al.
Pubblicazione: (2025)

FuseFlow: A Fusion-Centric Compilation Framework for Sparse Deep Learning on Streaming Dataflow
di: Lacouture, Rubens, et al.
Pubblicazione: (2025)

Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
di: Soi, Rupanshu, et al.
Pubblicazione: (2025)

Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism
di: Sohn, Gina, et al.
Pubblicazione: (2025)

Allo: A Programming Model for Composable Accelerator Design
di: Chen, Hongzheng, et al.
Pubblicazione: (2024)

Dato: A Task-Based Programming Model for Dataflow Accelerators
di: Fang, Shihan, et al.
Pubblicazione: (2025)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
di: Chang, Che-Ming, et al.
Pubblicazione: (2026)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

Register Aggregation for Hardware Decompilation
di: Rao, Varun, et al.
Pubblicazione: (2024)

Relaxed exception semantics for Arm-A (extended version)
di: Simner, Ben, et al.
Pubblicazione: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

WaveCert: Translation Validation for Asynchronous Dataflow Programs via Dynamic Fractional Permissions
di: Lin, Zhengyao, et al.
Pubblicazione: (2023)

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
di: Smith, Gus Henry, et al.
Pubblicazione: (2024)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
di: Chang, Fu-Chieh, et al.
Pubblicazione: (2026)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
di: Chen, Chen, et al.
Pubblicazione: (2024)

Tywaves: A Typed Waveform Viewer for Chisel
di: Meloni, Raffaele, et al.
Pubblicazione: (2024)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
di: Yin, Jiaqi, et al.
Pubblicazione: (2025)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
di: Liu, Shang, et al.
Pubblicazione: (2023)

Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
di: Rudkowski, Karl Aaron, et al.
Pubblicazione: (2025)

From CISC to RISC: language-model guided assembly transpilation
di: Heakl, Ahmed, et al.
Pubblicazione: (2024)

Parameterized Hardware Design with Latency-Abstract Interfaces
di: Nigam, Rachit, et al.
Pubblicazione: (2024)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
di: Xu, Haocheng, et al.
Pubblicazione: (2024)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
di: Tan, Yan, et al.
Pubblicazione: (2026)