Optimal Layout-Aware CNOT Circuit Synthesis with Qubit Permutation

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Shaik, Irfansha, van de Pol, Jaco
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866917744228696064
author Shaik, Irfansha
van de Pol, Jaco
author_facet Shaik, Irfansha
van de Pol, Jaco
contents CNOT optimization plays a significant role in noise reduction for Quantum Circuits. Several heuristic and exact approaches exist for CNOT optimization. In this paper, we investigate more complicated variations of optimal synthesis by allowing qubit permutations and handling layout restrictions. We encode such problems into Planning, SAT, and QBF. We provide optimization for both CNOT gate count and circuit depth. For experimental evaluation, we consider standard T-gate optimized benchmarks and optimize CNOT sub-circuits. We show that allowing qubit permutations can further reduce up to 56% in CNOT count and 46% in circuit depth. In the case of optimally mapped circuits under layout restrictions, we observe a reduction up to 17% CNOT count and 19% CNOT depth.
format Preprint
id arxiv_https___arxiv_org_abs_2408_04349
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle Optimal Layout-Aware CNOT Circuit Synthesis with Qubit Permutation
Shaik, Irfansha
van de Pol, Jaco
Quantum Physics
Artificial Intelligence
CNOT optimization plays a significant role in noise reduction for Quantum Circuits. Several heuristic and exact approaches exist for CNOT optimization. In this paper, we investigate more complicated variations of optimal synthesis by allowing qubit permutations and handling layout restrictions. We encode such problems into Planning, SAT, and QBF. We provide optimization for both CNOT gate count and circuit depth. For experimental evaluation, we consider standard T-gate optimized benchmarks and optimize CNOT sub-circuits. We show that allowing qubit permutations can further reduce up to 56% in CNOT count and 46% in circuit depth. In the case of optimally mapped circuits under layout restrictions, we observe a reduction up to 17% CNOT count and 19% CNOT depth.
title Optimal Layout-Aware CNOT Circuit Synthesis with Qubit Permutation
topic Quantum Physics
Artificial Intelligence
url https://arxiv.org/abs/2408.04349