Imagen de Portada

Correct Wrong Path

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Godala, Bhargav Reddy, Ramesh, Sankara Prasad, Tibrewala, Krishnam, Pepi, Chrysanthos, Chacon, Gino, Kanev, Svilen, Pokam, Gilles A., Jiménez, Daniel A., Gratz, Paul V., August, David I.
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Exposing Shadow Branches
por: Pepi, Chrysanthos, et al.
Publicado: (2024)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
por: Merrell, Maccoy, et al.
Publicado: (2026)

Workload Characterization for Branch Predictability
por: Vikas, FNU, et al.
Publicado: (2025)

FPGA-based Hyrbid Memory Emulation System
por: Wen, Fei, et al.
Publicado: (2020)

Hardware Memory Management for Future Mobile Hybrid Memory Systems
por: Wen, Fei, et al.
Publicado: (2020)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
por: Merrell, Maccoy, et al.
Publicado: (2026)

Duet: Creating Harmony between Processors and Embedded FPGAs
por: Li, Ang, et al.
Publicado: (2023)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
por: Zhou, Jie, et al.
Publicado: (2025)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
por: Bhandari, Jitendra, et al.
Publicado: (2024)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
por: Collini, Luca, et al.
Publicado: (2024)

Towards Sustainable Low Carbon Emission Mini Data Centres
por: Samaye, Ismael, et al.
Publicado: (2024)

Targeted Wearout Attacks in Microprocessor Cores
por: Mashburn, Joshua, et al.
Publicado: (2025)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
por: Ghosh, Subhadip, et al.
Publicado: (2026)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
por: Tan, Yan, et al.
Publicado: (2025)

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference
por: Moitra, Abhishek, et al.
Publicado: (2024)

Educating for Hardware Specialization in the Chiplet Era: A Path for the HPC Community
por: Yoshii, Kazutomo, et al.
Publicado: (2024)

iMIV: in-Memory Integrity Verification for NVM
por: Jain, Rajat, et al.
Publicado: (2024)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
por: Thota, Yogeswar Reddy, et al.
Publicado: (2026)

When Models Ignore Definitions: Measuring Semantic Override Hallucinations in LLM Reasoning
por: Thota, Yogeswar Reddy, et al.
Publicado: (2026)

Towards Error Correction for Computing in Racetrack Memory
por: Brazzle, Preston, et al.
Publicado: (2024)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
por: Jiang, He, et al.
Publicado: (2025)

Advanced Printed Sensors for Environmental Applications: A Path Towards Sustainable Monitoring Solutions
por: Papanikolaou, Nikolaos, et al.
Publicado: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2025)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)

Error Detection and Correction Codes for Safe In-Memory Computations
por: Parrini, Luca, et al.
Publicado: (2024)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
por: Shan, Haoxuan, et al.
Publicado: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
por: Goyal, Prateek, et al.
Publicado: (2026)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
por: Ko, Hanum, et al.
Publicado: (2026)

A Sparsity-Aware Autonomous Path Planning Accelerator with HW/SW Co-Design and Multi-Level Dataflow Optimization
por: Zhang, Yifan, et al.
Publicado: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
por: Bochem, Severin, et al.
Publicado: (2024)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
por: Xie, Rui, et al.
Publicado: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
por: İslamoğlu, Gamze, et al.
Publicado: (2025)

An ultra-low-power CGRA for accelerating Transformers at the edge
por: Prasad, Rohit
Publicado: (2025)

ALIGN: A System for Automating Analog Layout
por: Dhar, Tonmoy, et al.
Publicado: (2020)

Domain-specific Hardware Acceleration for Model Predictive Path Integral Control
por: Tanguy-Legac, Erwan, et al.
Publicado: (2026)

On-Device Qwen2.5: Efficient LLM Inference with Model Compression and Hardware Acceleration
por: Xiang, Maoyang, et al.
Publicado: (2025)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)