LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference

Documenti analoghi

• TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
  di: Huang, Zhirui, et al.
  Pubblicazione: (2025)
• LUT-DLA: Lookup Table as Efficient Extreme Low-Bit Deep Learning Accelerator
  di: Li, Guoyu, et al.
  Pubblicazione: (2025)
• BitDecoding: Unlocking Tensor Cores for Long-Context LLMs with Low-Bit KV Cache
  di: Du, Dayou, et al.
  Pubblicazione: (2025)
• PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
  di: Lou, Binglei, et al.
  Pubblicazione: (2024)
• T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
  di: Wei, Jianyu, et al.
  Pubblicazione: (2025)