Approximate ADCs for In-Memory Computing
Fuente:
arXiv
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866916355209428992 |
|---|---|
| author | Ghosh, Arkapravo Sadana, Hemkar Reddy Debnath, Mukut Maji, Panthadip Negi, Shubham Gupta, Sumeet Sharad, Mrigank Roy, Kaushik |
| author_facet | Ghosh, Arkapravo Sadana, Hemkar Reddy Debnath, Mukut Maji, Panthadip Negi, Shubham Gupta, Sumeet Sharad, Mrigank Roy, Kaushik |
| contents | In memory computing (IMC) architectures for deep learning (DL) accelerators leverage energy-efficient and highly parallel matrix vector multiplication (MVM) operations, implemented directly in memory arrays. Such IMC designs have been explored based on CMOS as well as emerging non-volatile memory (NVM) technologies like RRAM. IMC architectures generally involve a large number of cores consisting of memory arrays, storing the trained weights of the DL model. Peripheral units like DACs and ADCs are also used for applying inputs and reading out the output values. Recently reported designs reveal that the ADCs required for reading out the MVM results, consume more than 85% of the total compute power and also dominate the area, thereby eschewing the benefits of the IMC scheme. Mitigation of imperfections in the ADCs, namely, non-linearity and variations, incur significant design overheads, due to dedicated calibration units. In this work we present peripheral aware design of IMC cores, to mitigate such overheads. It involves incorporating the non-idealities of ADCs in the training of the DL models, along with that of the memory units. The proposed approach applies equally well to both current mode as well as charge mode MVM operations demonstrated in recent years., and can significantly simplify the design of mixed-signal IMC units. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2408_06390 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Approximate ADCs for In-Memory Computing Ghosh, Arkapravo Sadana, Hemkar Reddy Debnath, Mukut Maji, Panthadip Negi, Shubham Gupta, Sumeet Sharad, Mrigank Roy, Kaushik Emerging Technologies Hardware Architecture Machine Learning Neural and Evolutionary Computing In memory computing (IMC) architectures for deep learning (DL) accelerators leverage energy-efficient and highly parallel matrix vector multiplication (MVM) operations, implemented directly in memory arrays. Such IMC designs have been explored based on CMOS as well as emerging non-volatile memory (NVM) technologies like RRAM. IMC architectures generally involve a large number of cores consisting of memory arrays, storing the trained weights of the DL model. Peripheral units like DACs and ADCs are also used for applying inputs and reading out the output values. Recently reported designs reveal that the ADCs required for reading out the MVM results, consume more than 85% of the total compute power and also dominate the area, thereby eschewing the benefits of the IMC scheme. Mitigation of imperfections in the ADCs, namely, non-linearity and variations, incur significant design overheads, due to dedicated calibration units. In this work we present peripheral aware design of IMC cores, to mitigate such overheads. It involves incorporating the non-idealities of ADCs in the training of the DL models, along with that of the memory units. The proposed approach applies equally well to both current mode as well as charge mode MVM operations demonstrated in recent years., and can significantly simplify the design of mixed-signal IMC units. |
| title | Approximate ADCs for In-Memory Computing |
| topic | Emerging Technologies Hardware Architecture Machine Learning Neural and Evolutionary Computing |
| url | https://arxiv.org/abs/2408.06390 |