:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	K, Pallewela R. C., Thilakuamra, Rohana, Buddhika, Prabath
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2408.07655
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Considerations on the Design of Transceivers for Ambient Internet of Things
by: Zhao, Yuxiao, et al.
Published: (2025)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
by: Choi, Sunjin, et al.
Published: (2024)

MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
by: Chaurasia, Ansh
Published: (2025)

Image processing Application Development on Software Configurable Processor Array
by: Prabhu, Ganesh, et al.
Published: (2025)

Benchmarking for Single Feature Attribution with Microarchitecture Cliffs
by: Zhen, Hao, et al.
Published: (2026)

Switchable Single/Dual Edge Registers for Pipeline Architecture
by: Singh, Suyash Vardhan, et al.
Published: (2024)

EMiX: Emulating Beyond Single-FPGA Limits
by: Kropotov, Alexander, et al.
Published: (2026)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
by: Souvatzoglou, Ioanna, et al.
Published: (2024)

Shifting in-DRAM
by: Tegge, William C., et al.
Published: (2026)

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core
by: Xue, Bing, et al.
Published: (2024)

Beyond Static Policies: Exploring Dynamic Policy Selection for Single-Thread Performance Optimization
by: Zhang, Yanxin, et al.
Published: (2026)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
by: Jonckers, Naïn, et al.
Published: (2025)

An Open-Source Flow for Single-Phase, Edge-Triggered to Two-Phase, Non-Overlapping Clocking Conversion
by: Pedroso, Paolo, et al.
Published: (2026)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
by: Liu, Meng, et al.
Published: (2024)

Dissecting and Re-architecting 3D NAND Flash PIM Arrays for Efficient Single-Batch Token Generation in LLMs
by: Jang, Yongjoo, et al.
Published: (2025)

Developing Cost-Effective Drones for 5G Non-Terrestrial Network Research and Experimentation
by: Cáceres, Carlos de Quinto, et al.
Published: (2024)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
by: Leon, Vasileios, et al.
Published: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
by: Ye, Bochen, et al.
Published: (2025)

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
by: Perotti, Matteo, et al.
Published: (2023)

A System Development Kit for Big Data Applications on FPGA-based Clusters: The EVEREST Approach
by: Pilato, Christian, et al.
Published: (2024)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
by: Leon, Vasileios, et al.
Published: (2024)

STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
by: Wang, Kainan, et al.
Published: (2025)

Fair and Square: Replacing One Real Multiplication with a Single Square and One Complex Multiplication with Three Squares When Performing Matrix Multiplication and Convolutions
by: Liguori, Vincenzo
Published: (2026)

Development of an Energy-Efficient and Real-Time Data Movement Strategy for Next-Generation Heterogeneous Mixed-Criticality Systems
by: Benz, Thomas
Published: (2026)

SAHM: State-Aware Heterogeneous Multicore for Single-Thread Performance
by: Wadle, Shayne, et al.
Published: (2025)

How to Increase Energy Efficiency with a Single Linux Command
by: Jelvani, Alborz, et al.
Published: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
by: Datar, Mandar, et al.
Published: (2024)

System-performance and cost modeling of Large Language Model training and inference
by: Guo, Wenzhe, et al.
Published: (2025)

Teaching Experiences using the RVfpga Package
by: Chaver, D., et al.
Published: (2024)

SCALE-Sim v3: A modular cycle-accurate systolic accelerator simulator for end-to-end system analysis
by: Raj, Ritik, et al.
Published: (2025)

SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks
by: Thakuria, Niharika, et al.
Published: (2024)

Empirical Measurements of AI Training Power Demand on a GPU-Accelerated Node
by: Latif, Imran, et al.
Published: (2024)

Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation
by: Ke, Chih-Hua
Published: (2026)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
by: Koenig, Cyril, et al.
Published: (2025)

Implementation of Compute Intensive Algorithms on Software Configurable Processor
by: Ganesha, et al.
Published: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

Low Cost C-ITS Stations Using Raspberry Pi and the Open Source Software OScar
by: Farina, L., et al.
Published: (2025)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
by: Fischer, Tim, et al.
Published: (2024)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
by: Sauter, Philippe, et al.
Published: (2024)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
by: Scheffler, Paul, et al.
Published: (2024)