Imagen de Portada

Are LLMs Any Good for High-Level Synthesis?

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Liao, Yuchao, Adegbija, Tosiron, Lysecky, Roman
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
por: Liao, Yuchao, et al.
Publicado: (2026)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
por: Liao, Yuchao, et al.
Publicado: (2024)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
por: Liao, Yuchao, et al.
Publicado: (2024)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
por: Liao, Yuchao, et al.
Publicado: (2024)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
por: Aliyev, Ilkin, et al.
Publicado: (2026)

Deep Inverse Design for High-Level Synthesis
por: Chang, Ping, et al.
Publicado: (2024)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
por: Aliyev, Ilkin, et al.
Publicado: (2024)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
por: Aliyev, Ilkin, et al.
Publicado: (2024)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
por: Gajaria, Dhruv, et al.
Publicado: (2024)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
por: Aliyev, Ilkin, et al.
Publicado: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
por: Gajaria, Dhruv, et al.
Publicado: (2024)

iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs
por: Li, Runkai, et al.
Publicado: (2025)

STT-RAM-based Hierarchical In-Memory Computing
por: Gajaria, Dhruv, et al.
Publicado: (2024)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
por: Peng, Zedong, et al.
Publicado: (2025)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
por: Yang, Kaiyuan, et al.
Publicado: (2025)

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
por: Meng, Chang-Chih, et al.
Publicado: (2026)

Learning to Compare Hardware Designs for High-Level Synthesis
por: Bai, Yunsheng, et al.
Publicado: (2024)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
por: Li, Weikai, et al.
Publicado: (2024)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
por: Wu, Yuchao, et al.
Publicado: (2026)

PIM-LLM: A High-Throughput Hybrid PIM Architecture for 1-bit LLMs
por: Malekar, Jinendra, et al.
Publicado: (2025)

Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting
por: Shahidzadeh, Mohammad, et al.
Publicado: (2024)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
por: Qin, Zongyue, et al.
Publicado: (2024)

HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis
por: He, Andy, et al.
Publicado: (2024)

Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
por: Gao, Mingzhe, et al.
Publicado: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
por: Wang, Dengfeng, et al.
Publicado: (2023)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
por: Koilia, Nikoletta, et al.
Publicado: (2024)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
por: Bhandwaldar, Abhishek, et al.
Publicado: (2026)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
por: Shi, Zhengyuan, et al.
Publicado: (2026)

Classification-Based Automatic HDL Code Generation Using LLMs
por: Sun, Wenhao, et al.
Publicado: (2024)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
por: Zhang, Qijun, et al.
Publicado: (2025)

Revisit Choice Network for Synthesis and Technology Mapping
por: Chen, Chen, et al.
Publicado: (2025)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
por: Liang, Yanbiao, et al.
Publicado: (2024)

When NPUs Are Not Always Faster: A Stage-Level Analysis of Mobile LLM Inference
por: Li, Pu, et al.
Publicado: (2026)

A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
por: Jamet, Alexandre Valentin, et al.
Publicado: (2024)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
por: Gao, Mingzhe, et al.
Publicado: (2024)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
por: Fu, Lik Tung, et al.
Publicado: (2026)