Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2024
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866914917823545344 |
|---|---|
| author | Hashemipour-Nazari, Marzieh Nardi-Dei, Andrea Goossens, Kees Balatsoukas-Stimming, Alexios |
| author_facet | Hashemipour-Nazari, Marzieh Nardi-Dei, Andrea Goossens, Kees Balatsoukas-Stimming, Alexios |
| contents | This paper presents the hardware implementation of two variants of projection-aggregation-based decoding of Reed-Muller (RM) codes, namely unique projection aggregation (UPA) and collapsed projection aggregation (CPA). Our study focuses on introducing hardware architectures for both UPA and CPA. Through thorough analysis and experimentation, we observe that the hardware implementation of UPA exhibits superior resource usage and reduced energy consumption compared to CPA for the vanilla IPA decoder. This finding underscores a critical insight: software optimizations, in isolation, may not necessarily translate into hardware cost-effectiveness. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2408_10850 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes Hashemipour-Nazari, Marzieh Nardi-Dei, Andrea Goossens, Kees Balatsoukas-Stimming, Alexios Hardware Architecture Information Theory Signal Processing This paper presents the hardware implementation of two variants of projection-aggregation-based decoding of Reed-Muller (RM) codes, namely unique projection aggregation (UPA) and collapsed projection aggregation (CPA). Our study focuses on introducing hardware architectures for both UPA and CPA. Through thorough analysis and experimentation, we observe that the hardware implementation of UPA exhibits superior resource usage and reduced energy consumption compared to CPA for the vanilla IPA decoder. This finding underscores a critical insight: software optimizations, in isolation, may not necessarily translate into hardware cost-effectiveness. |
| title | Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes |
| topic | Hardware Architecture Information Theory Signal Processing |
| url | https://arxiv.org/abs/2408.10850 |