Cover Image

Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hashemipour-Nazari, Marzieh, Nardi-Dei, Andrea, Goossens, Kees, Balatsoukas-Stimming, Alexios
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Information Theory Signal Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A Generalized Adjusted Min-Sum Decoder for 5G LDPC Codes: Algorithm and Implementation
by: Ren, Yuqing, et al.
Published: (2023)

Unrolled and Pipelined Decoders based on Look-Up Tables for Polar Codes
by: Giard, Pascal, et al.
Published: (2023)

Beamspace Equalization for mmWave Massive MIMO: Algorithms and VLSI Implementations
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)

Syndrome Adaptive Gain Control for Min-Sum Decoding of Quantum LDPC Codes
by: Cordova, Hernan, et al.
Published: (2026)

Ray Antenna Array: A Novel Cost-Effective Multi-Antenna Architecture for Enhanced Wireless Communication
by: Dong, Zhenjun, et al.
Published: (2025)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
by: Schilling, Ian Fischer, et al.
Published: (2024)

A Node-Based Polar List Decoder with Frame Interleaving and Ensemble Decoding Support
by: Ren, Yuqing, et al.
Published: (2024)

A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
by: Chen, Tao, et al.
Published: (2024)

Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
by: Gillani, G. A., et al.
Published: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
by: Darvishi, Mostafa
Published: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
by: Nonaca, Darja, et al.
Published: (2025)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
by: Bhattacharjee, Soumyo, et al.
Published: (2025)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
by: Ney, Jonas, et al.
Published: (2024)

Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
by: Sunny, Febin, et al.
Published: (2024)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
by: Sharma, Animesh, et al.
Published: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
by: Wang, Hao, et al.
Published: (2024)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
by: Liu, Mengxi, et al.
Published: (2023)

Spectral Impact of Mismatches in Interleaved ADCs
by: Guichemerre, Jérémy, et al.
Published: (2026)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
by: Christen, Filippo, et al.
Published: (2025)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024)

Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
by: Duarte, Paula Carolina Lozano, et al.
Published: (2024)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
by: Shin, Taeho, et al.
Published: (2022)

Automated SAR ADC Sizing Using Analytical Equations
by: Li, Zhongyi, et al.
Published: (2025)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
by: González-Rios, Jorge L., et al.
Published: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
by: Loroch, Dominik, et al.
Published: (2025)

Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

Quantized Precoding for Maximizing Sum Rate in MU-MIMO Systems with Constrained Fronthaul
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
by: Choi, Sunjin, et al.
Published: (2024)