Copertina

An Architectural Error Metric for CNN-Oriented Approximate Multipliers

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liu, Ao, Han, Jie, Wang, Qin, Mao, Zhigang, Jiang, Honglan
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
di: Ranjbar, Ali, et al.
Pubblicazione: (2025)

Approximate Multiplier Induced Error Propagation in Deep Neural Networks
di: Alahakoon, A. M. H. H., et al.
Pubblicazione: (2025)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
di: Jaswal, Pragun, et al.
Pubblicazione: (2025)

An Energy-Efficient Approximate Posit Multiply-Divide Unit
di: Thotli, Rishi, et al.
Pubblicazione: (2026)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
di: Jaswal, Pragun, et al.
Pubblicazione: (2026)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
di: Shende, Omkar B, et al.
Pubblicazione: (2026)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2024)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
di: Gowda, Bindu G, et al.
Pubblicazione: (2025)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
di: Sarkar, Amit
Pubblicazione: (2024)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
di: Vafaei, Jafar, et al.
Pubblicazione: (2024)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
di: Böttcher, Andreas, et al.
Pubblicazione: (2024)

Leveraging Highly Approximated Multipliers in DNN Inference
di: Zervakis, Georgios, et al.
Pubblicazione: (2024)

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
di: Zuo, Dongsheng, et al.
Pubblicazione: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
di: Morales, José Juan Hernández, et al.
Pubblicazione: (2026)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
di: Li, Wanqian, et al.
Pubblicazione: (2024)

Energy-Oriented Computing Architecture Simulator for SNN Training
di: Ma, Yunhao, et al.
Pubblicazione: (2025)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
di: Češka, Milan, et al.
Pubblicazione: (2022)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
di: You, Kang, et al.
Pubblicazione: (2026)

Efficient Multi-Cycle Folded Integer Multipliers
di: Houraniah, Ahmad, et al.
Pubblicazione: (2023)

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
di: Jiang, Zhe, et al.
Pubblicazione: (2025)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
di: Ko, Hanum, et al.
Pubblicazione: (2026)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
di: Mazouz, Alaa, et al.
Pubblicazione: (2025)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
di: Sonnino, Lorenzo, et al.
Pubblicazione: (2023)

tubGEMM: Energy-Efficient and Sparsity-Effective Temporal-Unary-Binary Based Matrix Multiply Unit
di: Vellaisamy, Prabhu, et al.
Pubblicazione: (2024)

Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
di: Luo, Shuqing, et al.
Pubblicazione: (2026)

On the Systematic Creation of Faithfully Rounded Commutative Truncated Booth Multipliers
di: Drane, Theo, et al.
Pubblicazione: (2024)

Overmind NSA: A Unified Neuro-Symbolic Computing Architecture with Approximate Nonlinear Activations and Preemptive Memory Bypass
di: Wang, Weilun, et al.
Pubblicazione: (2026)

SWAPPER: Dynamic Operand Swapping in Non-commutative Approximate Circuits for Online Error Reduction
di: Traiola, Marcello, et al.
Pubblicazione: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
di: Ifrim, Rares, et al.
Pubblicazione: (2025)

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
di: Xue, Chenhao, et al.
Pubblicazione: (2025)

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic
di: Nisar, Malik Zohaib, et al.
Pubblicazione: (2025)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
di: Mohammad, Sakib, et al.
Pubblicazione: (2024)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
di: Kida, Misaki, et al.
Pubblicazione: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
di: Goyal, Prateek, et al.
Pubblicazione: (2026)

L3: DIMM-PIM Integrated Architecture and Coordination for Scalable Long-Context LLM Inference
di: Liu, Qingyuan, et al.
Pubblicazione: (2025)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
di: Meng, Chang, et al.
Pubblicazione: (2026)

A Hybrid Residue Floating Numerical Architecture with Formal Error Bounds for High Throughput FPGA Computation
di: Darvishi, Mostafa
Pubblicazione: (2026)

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
di: Böttcher, Andreas, et al.
Pubblicazione: (2024)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
di: Chowdhury, Md Rownak Hossain, et al.
Pubblicazione: (2026)

Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2025)