Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
Fuente:
arXiv
Enregistré dans:
| Auteurs principaux: | , , , |
|---|---|
| Format: | Preprint |
| Publié: |
2024
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| _version_ | 1866917759266324480 |
|---|---|
| author | Aliyev, Ilkin Svoboda, Kama Adegbija, Tosiron Fellous, Jean-Marc |
| author_facet | Aliyev, Ilkin Svoboda, Kama Adegbija, Tosiron Fellous, Jean-Marc |
| contents | Spiking Neural Networks (SNNs) are inspired by the sparse and event-driven nature of biological neural processing, and offer the potential for ultra-low-power artificial intelligence. However, realizing their efficiency benefits requires specialized hardware and a co-design approach that effectively leverages sparsity. We explore the hardware-software co-design of sparse SNNs, examining how sparsity representation, hardware architectures, and training techniques influence hardware efficiency. We analyze the impact of static and dynamic sparsity, discuss the implications of different neuron models and encoding schemes, and investigate the need for adaptability in hardware designs. Our work aims to illuminate the path towards embedded neuromorphic systems that fully exploit the computational advantages of sparse SNNs. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2408_14437 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview Aliyev, Ilkin Svoboda, Kama Adegbija, Tosiron Fellous, Jean-Marc Hardware Architecture Artificial Intelligence Spiking Neural Networks (SNNs) are inspired by the sparse and event-driven nature of biological neural processing, and offer the potential for ultra-low-power artificial intelligence. However, realizing their efficiency benefits requires specialized hardware and a co-design approach that effectively leverages sparsity. We explore the hardware-software co-design of sparse SNNs, examining how sparsity representation, hardware architectures, and training techniques influence hardware efficiency. We analyze the impact of static and dynamic sparsity, discuss the implications of different neuron models and encoding schemes, and investigate the need for adaptability in hardware designs. Our work aims to illuminate the path towards embedded neuromorphic systems that fully exploit the computational advantages of sparse SNNs. |
| title | Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview |
| topic | Hardware Architecture Artificial Intelligence |
| url | https://arxiv.org/abs/2408.14437 |