:: Library Catalog

Buchumschlag

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Yağlıkçı, Abdullah Giray
Format:	Preprint
Veröffentlicht:	2024
Schlagworte:	Cryptography and Security Hardware Architecture
Online-Zugang:	https://arxiv.org/abs/2408.15044
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Ähnliche Einträge

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2023)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2025)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
von: Yağlıkçı, Abdullah Giray, et al.
Veröffentlicht: (2024)

Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
von: Olgun, Ataberk, et al.
Veröffentlicht: (2023)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
von: Yüksel, İsmail Emir, et al.
Veröffentlicht: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
von: Olgun, Ataberk, et al.
Veröffentlicht: (2025)

DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
von: Olgun, Ataberk, et al.
Veröffentlicht: (2026)

Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
von: Luo, Haocong, et al.
Veröffentlicht: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
von: Hassan, Hasan, et al.
Veröffentlicht: (2022)

RowPress Vulnerability in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2024)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2024)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2025)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
von: Olgun, Ataberk, et al.
Veröffentlicht: (2022)

In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2025)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
von: Tuğrul, Yahya Can, et al.
Veröffentlicht: (2025)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
von: Zhou, Ranyang, et al.
Veröffentlicht: (2024)

ImPress: Securing DRAM Against Data-Disturbance Errors via Implicit Row-Press Mitigation
von: Qureshi, Moinuddin, et al.
Veröffentlicht: (2024)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
von: Qureshi, Moinuddin, et al.
Veröffentlicht: (2024)

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
von: Olgun, Ataberk, et al.
Veröffentlicht: (2023)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
von: Wi, Minbok, et al.
Veröffentlicht: (2025)

DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm
von: Hong, Seungki, et al.
Veröffentlicht: (2023)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
von: Nam, Hwayong, et al.
Veröffentlicht: (2024)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
von: Patel, Minesh, et al.
Veröffentlicht: (2024)

BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2024)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
von: Bostancı, F. Nisa, et al.
Veröffentlicht: (2025)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
von: Bostanci, F. Nisa, et al.
Veröffentlicht: (2024)

Securing DRAM at Scale: ARFM-Driven Row Hammer Defense with Unveiling the Threat of Short tRC Patterns
von: Joo, Nogeun, et al.
Veröffentlicht: (2025)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
von: Olgun, Ataberk, et al.
Veröffentlicht: (2022)

Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
von: Barcarolo, Nicola, et al.
Veröffentlicht: (2026)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
von: Orosa, Lois, et al.
Veröffentlicht: (2022)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
von: Bostanci, F. Nisa, et al.
Veröffentlicht: (2024)

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2024)

Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2024)

Probabilistic Tracker Management Policies for Low-Cost and Scalable Rowhammer Mitigation
von: Jaleel, Aamer, et al.
Veröffentlicht: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
von: Mulhem, Saleh, et al.
Veröffentlicht: (2024)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
von: Ewert, Christian, et al.
Veröffentlicht: (2026)

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2023)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
von: Sheikh, Ahmad T., et al.
Veröffentlicht: (2024)

Evaluation of isolation design flow (IDF) for Single Chip Cryptography (SCC) application
von: Malik, Arsalan Ali
Veröffentlicht: (2025)