Cover Image

PC-Indexed Data Address Translation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Murthy, Shyam, Sohi, Gurindar S
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Improving Instruction Fetch Efficiency via High-Level Program Map Traversal
by: Murthy, Shyam, et al.
Published: (2024)

NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table
by: Jiang, Qingcai, et al.
Published: (2025)

Search-in-Memory (SiM): Reliable, Versatile, and Efficient Data Matching in SSD's NAND Flash Memory Chip for Data Indexing Acceleration
by: Chen, Yun-Chih, et al.
Published: (2024)

Addressing memory bandwidth scalability in vector processors for streaming applications
by: Altayo, Jordi, et al.
Published: (2025)

PC2IM: An Efficient In-Memory Computing Accelerator for 3D Point Cloud
by: Wang, Dengfeng, et al.
Published: (2026)

CarbonClarity: Understanding and Addressing Uncertainty in Embodied Carbon for Sustainable Computing
by: Chen, Xuesi, et al.
Published: (2025)

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
by: Böttcher, Andreas, et al.
Published: (2024)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
by: Koenig, Cyril, et al.
Published: (2025)

Efficient Precision-Scalable Hardware for Microscaling (MX) Processing in Robotics Learning
by: Cuyckens, Stef, et al.
Published: (2025)

Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
by: Kanellopoulos, Konstantinos, et al.
Published: (2023)

Analyzing Reverse Address Translation Overheads in Multi-GPU Scale-Up Pods
by: Fatima, Amel, et al.
Published: (2026)

Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
by: Feng, Yu, et al.
Published: (2024)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
by: Wi, Minbok, et al.
Published: (2025)

Revelator: Rapid Data Fetching via OS-Driven Hash-based Speculative Address Translation
by: Kanellopoulos, Konstantinos, et al.
Published: (2025)

DataMaestro: A Versatile and Efficient Data Streaming Engine Bringing Decoupled Memory Access To Dataflow Accelerators
by: Yi, Xiaoling, et al.
Published: (2025)

FastFlow in FPGA Stacks of Data Centers
by: Paul, Rourab, et al.
Published: (2024)

CIS: Composable Instruction Set for Data Streaming Applications
by: Yang, Yu, et al.
Published: (2024)

A Data-Driven Dynamic Execution Orchestration Architecture
by: Bai, Zhenyu, et al.
Published: (2026)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
by: Dhakad, Narendra Singh, et al.
Published: (2026)

Towards Sustainable Low Carbon Emission Mini Data Centres
by: Samaye, Ismael, et al.
Published: (2024)

DL-PIM: Improving Data Locality in Processing-in-Memory Systems
by: Tian, Parker Hao, et al.
Published: (2025)

Tensor Memory Engine: On-the-fly Data Reorganization for Ideal Locality
by: Hoornaert, Denis, et al.
Published: (2026)

DX100: A Programmable Data Access Accelerator for Indirection
by: Khadem, Alireza, et al.
Published: (2025)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
by: Sarda, Giuseppe M., et al.
Published: (2025)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
by: Ferry, Corentin, et al.
Published: (2024)

Affordable HPC: Leveraging Small Clusters for Big Data and Graph Computing
by: Wu, Ruilong, et al.
Published: (2024)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
by: Dhakad, Narendra Singh, et al.
Published: (2024)

HiHGNN: Accelerating HGNNs through Parallelism and Data Reusability Exploitation
by: Xue, Runzhen, et al.
Published: (2023)

An opportunity to improve Data Center Efficiency: Optimizing the Server's Upgrade Cycle
by: Nikolaou, Panagiota, et al.
Published: (2025)

Coyote v2: Raising the Level of Abstraction for Data Center FPGAs
by: Ramhorst, Benjamin, et al.
Published: (2025)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
by: Raja, Tejas
Published: (2024)

Shared-PIM: Enabling Concurrent Computation and Data Flow for Faster Processing-in-DRAM
by: Mamdouh, Ahmed, et al.
Published: (2024)

Low-overhead General-purpose Near-Data Processing in CXL Memory Expanders
by: Ham, Hyungkyu, et al.
Published: (2024)

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
by: Tarraga-Moreno, Joaquin, et al.
Published: (2025)

The Anatomy of Silent Data Corruption: GPU Error Pattern Study and Modeling Guidance
by: Tung, Chung-Hsuan, et al.
Published: (2026)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
by: Hsu, Kai-Chieh, et al.
Published: (2025)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
by: Oliveira, Geraldo F., et al.
Published: (2023)

Mitigating the Bandwidth Wall via Data-Streaming System-Accelerator Co-Design
by: Liu, Qunyou, et al.
Published: (2026)

GTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse
by: Ai, Chenyang, et al.
Published: (2024)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
by: Chen, Yizhi, et al.
Published: (2025)