:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Richter, Isaac, Zhou, Jie, Criswell, John
Format:	Preprint
Published:	2024
Subjects:	Cryptography and Security
Online Access:	https://arxiv.org/abs/2408.17248
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Fast Summary-based Whole-program Analysis to Identify Unsafe Memory Accesses in Rust
by: Zhou, Jie, et al.
Published: (2023)

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection
by: Srivastava, Amisha, et al.
Published: (2026)

ACE: Confidential Computing for Embedded RISC-V Systems
by: Ozga, Wojciech, et al.
Published: (2025)

Dorami: Privilege Separating Security Monitor on RISC-V TEEs
by: Kuhne, Mark, et al.
Published: (2024)

Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors
by: Austa, Cédrick, et al.
Published: (2025)

Safe Sharing of Fast Kernel-Bypass I/O Among Nontrusting Applications
by: Beadle, Alan, et al.
Published: (2025)

TRAP: Hijacking VLA CoT-Reasoning via Adversarial Patches
by: Huang, Zhengxian, et al.
Published: (2026)

Hardware-based stack buffer overflow attack detection on RISC-V architectures
by: Chenet, Cristiano Pegoraro, et al.
Published: (2024)

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
by: Mohr, Gideon, et al.
Published: (2024)

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors
by: Wang, Zilong, et al.
Published: (2025)

On Securing the Software Development Lifecycle in IoT RISC-V Trusted Execution Environments
by: Wilde, Annika, et al.
Published: (2026)

RISecure-PUF: Multipurpose PUF-Driven Security Extensions with Lookaside Buffer in RISC-V
by: Chen, Chenghao, et al.
Published: (2024)

R5Detect: Detecting Control-Flow Attacks from Standard RISC-V Enclaves
by: Bove, Davide, et al.
Published: (2024)

Branch Landing: Bloom Filter-Based Source Authorization for Forward-Edge CFI on RISC-V
by: Wu, You, et al.
Published: (2026)

External entropy supply for IoT devices employing a RISC-V Trusted Execution Environment
by: Paju, Arttu, et al.
Published: (2026)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
by: Lyu, Hao, et al.
Published: (2026)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
by: Ewert, Christian, et al.
Published: (2026)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
by: Manoni, Simone, et al.
Published: (2026)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
by: Pham, Anh Kiet, et al.
Published: (2026)

LogJack: Indirect Prompt Injection Through Cloud Logs Against LLM Debugging Agents
by: Shah, Harsh
Published: (2026)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
by: Farnaghinejad, Behnam, et al.
Published: (2025)

Protecting DeFi Platforms against Non-Price Flash Loan Attacks
by: Alhaidari, Abdulrahman, et al.
Published: (2025)

The Elusive Pursuit of Reproducing PATE-GAN: Benchmarking, Auditing, Debugging
by: Ganev, Georgi, et al.
Published: (2024)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
by: Bolat, Alperen, et al.
Published: (2025)

CoTGuard: Using Chain-of-Thought Triggering for Copyright Protection in Multi-Agent LLM Systems
by: Wen, Yan, et al.
Published: (2025)

Blockchain Address Poisoning
by: Tsuchiya, Taro, et al.
Published: (2025)

NanoZone: Scalable, Efficient, and Secure Memory Protection for Arm CCA
by: Liu, Shiqi, et al.
Published: (2025)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
by: Hassan, Muhammad, et al.
Published: (2025)

ModelObfuscator: Obfuscating Model Information to Protect Deployed ML-based Systems
by: Zhou, Mingyi, et al.
Published: (2023)

RegionMarker: A Region-Triggered Semantic Watermarking Framework for Embedding-as-a-Service Copyright Protection
by: Yang, Shufan, et al.
Published: (2025)

HeisenTrojans: They Are Not There Until They Are Triggered
by: Mavurapu, Akshita Reddy, et al.
Published: (2023)

Multi-Agent Framework for Controllable and Protected Generative Content Creation: Addressing Copyright and Provenance in AI-Generated Media
by: Khan, Haris, et al.
Published: (2026)

AquaLoRA: Toward White-box Protection for Customized Stable Diffusion Models via Watermark LoRA
by: Feng, Weitao, et al.
Published: (2024)

More Efficient Stealth Address Protocol
by: Mikic, Marija, et al.
Published: (2025)

Post-Quantum Stealth Address Protocols
by: Mikic, Marija, et al.
Published: (2025)

Does Training with Synthetic Data Truly Protect Privacy?
by: Zhao, Yunpeng, et al.
Published: (2025)