Research on LLM Acceleration Using the High-Performance RISC-V Processor "Xiangshan" (Nanhu Version) Based on the Open-Source Matrix Instruction Set Extension (Vector Dot Product)

Documenti analoghi

• Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
  di: Titopoulos, Vasileios, et al.
  Pubblicazione: (2025)
• Hypervisor Extension for a RISC-V Processor
  di: Gauchola, Jaume, et al.
  Pubblicazione: (2024)
• ARISE: Automating RISC-V Instruction Set Extension
  di: Hager-Clukas, Andreas, et al.
  Pubblicazione: (2025)
• A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
  di: Perotti, Matteo, et al.
  Pubblicazione: (2022)
• Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
  di: McDougall, Ian, et al.
  Pubblicazione: (2025)