Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Li, Jindong, Li, Tenglong, Shen, Guobin, Zhao, Dongcheng, Zhang, Qian, Zeng, Yi
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2409.03508