Cover Image

Parallax: A Compiler for Neutral Atom Quantum Computers under Hardware Constraints

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ludmir, Jason, Patel, Tirthak
Format:	Preprint
Published:	2024
Subjects:	Quantum Physics Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing
by: Guo, Xiaorang, et al.
Published: (2024)

Investigation of Hardware Architecture Effects on Quantum Algorithm Performance: A Comparative Hardware Study
by: Oralkhan, Askar, et al.
Published: (2026)

Modeling and Simulating Rydberg Atom Quantum Computers for Hardware-Software Co-design with PachinQo
by: Ludmir, Jason Zev, et al.
Published: (2024)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
by: Wang, Hanrui, et al.
Published: (2023)

TuniQ: Autotuning Compilation Passes for Quantum Workloads at Scale for Effectiveness and Efficiency
by: Hasanat, Mohammad Abrarul, et al.
Published: (2026)

Clifford Assisted Optimal Pass Selection for Quantum Transpilation
by: Dangwal, Siddharth, et al.
Published: (2023)

Variational Quantum Algorithm Landscape Reconstruction by Low-Rank Tensor Completion
by: Hao, Tianyi, et al.
Published: (2024)

Runtime Calibration as State-Trajectory Feedback Control in Quantum-Classical Workflows
by: Deng, Xiaolong
Published: (2026)

Promatch: Extending the Reach of Real-Time Quantum Error Correction with Adaptive Predecoding
by: Alavisamani, Narges, et al.
Published: (2024)

VarSaw: Application-tailored Measurement Error Mitigation for Variational Quantum Algorithms
by: Dangwal, Siddharth, et al.
Published: (2023)

C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms
by: Ueno, Yosuke, et al.
Published: (2024)

Robust Qubit Mapping Algorithm via Double-Source Optimal Routing on Large Quantum Circuits
by: Cheng, Chin-Yi, et al.
Published: (2022)

Mitigating Classical Resource Costs in Quantum Error Correction via Generalized qLDPC Predecoding
by: Knapen, Alexander, et al.
Published: (2026)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

SpinTune: Improving the Reliability of Quantum Sensor Networks for Practical Quantum-Classical Utility
by: Ludmir, Jason, et al.
Published: (2026)

Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
by: Knapen, Alexander, et al.
Published: (2025)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
by: Faryabi, Mohsen, et al.
Published: (2024)

Spatially parallel decoding for multi-qubit lattice surgery
by: Lin, Sophia Fuhui, et al.
Published: (2024)

Circuit decompositions and scheduling for neutral atom devices with limited local addressability
by: Nottingham, Natalia, et al.
Published: (2023)

Survival of the Optimized: An Evolutionary Approach to T-depth Reduction
by: Ghosh, Archisman, et al.
Published: (2025)

Hardware Accelerators for Artificial Intelligence
by: Ahsan, S M Mojahidul, et al.
Published: (2024)

ReCon: Reconfiguring Analog Rydberg Atom Quantum Computers for Quantum Generative Adversarial Networks
by: DiBrita, Nicholas S., et al.
Published: (2024)

Trace-Based Reconstruction of Quantum Circuit Dataflow in Surface Codes
by: Trochatos, Theodoros, et al.
Published: (2025)

CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
by: Li, Xinzhao, et al.
Published: (2026)

DGR: Tackling Drifted and Correlated Noise in Quantum Error Correction via Decoding Graph Re-weighting
by: Wang, Hanrui, et al.
Published: (2023)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

Architecting Distributed Quantum Computers: Design Insights from Resource Estimation
by: Filippov, Dmitry, et al.
Published: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
by: Churnock, Paul
Published: (2025)

Computing High-Degree Polynomial Gradients in Memory
by: Bhattacharya, T., et al.
Published: (2024)

Approximate Computing Survey, Part I: Terminology and Software & Hardware Approximation Techniques
by: Leon, Vasileios, et al.
Published: (2023)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
by: Hutchinson, George Higgins, et al.
Published: (2024)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
by: M, Amogh K, et al.
Published: (2025)

PEARL: Power- and Energy-Aware Multicore Intermittent Computing
by: Akhunov, Khakim, et al.
Published: (2025)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)