Image de couverture de livre

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Amael, Joshua Tito, Natan, Oskar, Istiyanto, Jazi Eko
Format:	Preprint
Publié:	2024
Sujets:	Cryptography and Security Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
par: Amael, Joshua Tito, et autres
Publié: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
par: Mulhem, Saleh, et autres
Publié: (2024)

Secure Authentication in Wireless IoT: Hamming Code Assisted SRAM PUF as Device Fingerprint
par: Lehn, Florian, et autres
Publié: (2026)

Security Properties for Open-Source Hardware Designs
par: Rogers, Jayden, et autres
Publié: (2024)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
par: Deutschbein, Calvin, et autres
Publié: (2025)

Attack on a PUF-based Secure Binary Neural Network
par: Basak, Bijeet, et autres
Publié: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
par: Ajmi, Hala, et autres
Publié: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
par: Mishra, Jyotiprakash, et autres
Publié: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
par: Zoni, Davide, et autres
Publié: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
par: Reimann, Lennart M., et autres
Publié: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
par: Eslami, Mohammad, et autres
Publié: (2024)

ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
par: Porlapothula, Dilli Babu, et autres
Publié: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
par: Hsiao, Yao, et autres
Publié: (2024)

PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability
par: Lyu, Ning, et autres
Publié: (2026)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
par: Geng, Haoran, et autres
Publié: (2024)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
par: Raj, Kshitij, et autres
Publié: (2025)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
par: Zhang, Jingyao, et autres
Publié: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
par: Swaroopa, Sneha, et autres
Publié: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
par: Jeon, Yeonsoo, et autres
Publié: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
par: Knechtel, Johann, et autres
Publié: (2026)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
par: Foudhaili, Wadid, et autres
Publié: (2026)

Supporting Secured Integration of Microarchitectural Defenses
par: Ramkrishnan, Kartik, et autres
Publié: (2026)

Formal Verification of Secure Encrypted Virtualization
par: Weerasena, Hansika, et autres
Publié: (2026)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

ImPress: Securing DRAM Against Data-Disturbance Errors via Implicit Row-Press Mitigation
par: Qureshi, Moinuddin, et autres
Publié: (2024)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
par: Tan, Weihang, et autres
Publié: (2021)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
par: Petryk, Dmytro, et autres
Publié: (2024)

New Security Challenges Towards In-Sensor Computing Systems
par: Kajol, Mashrafi, et autres
Publié: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
par: Baddour, Yazan, et autres
Publié: (2025)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
par: Puspa, Sefatun-Noor, et autres
Publié: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
par: Qureshi, Moinuddin, et autres
Publié: (2024)

Fastrack: Fast IO for Secure ML using GPU TEEs
par: Wang, Yongqin, et autres
Publié: (2024)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
par: Qureshi, Moinuddin, et autres
Publié: (2024)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
par: Bhatla, Anubhav, et autres
Publié: (2026)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
par: Zhou, Zhe, et autres
Publié: (2025)

PoSyn: Secure Power Side-Channel Aware Synthesis
par: Srivastava, Amisha, et autres
Publié: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
par: Xu, Zhihan, et autres
Publié: (2025)

RejSCore: Rejection Sampling Core for Multivariate-based Public key Cryptography
par: Imran, Malik, et autres
Publié: (2025)

Evaluation of isolation design flow (IDF) for Single Chip Cryptography (SCC) application
par: Malik, Arsalan Ali
Publié: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
par: Pinto, Sandro, et autres
Publié: (2024)