:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Kurshan, Eren, Franzon, Paul
Format:	Preprint
Published:	2024
Subjects:	Emerging Technologies
Online Access:	https://arxiv.org/abs/2409.10539
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)

3D System Design: A Case for Building Customized Modular Systems in 3D
by: Emma, Philip, et al.
Published: (2024)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
by: Liu, Yongxiang, et al.
Published: (2025)

Is 3D chip technology the next growth engine for performance improvement?
by: Emma, Philip, et al.
Published: (2024)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
by: Chen, Yibo, et al.
Published: (2025)

Thermal-Aware 3D Design for Side-Channel Information Leakage
by: Stow, Dylan, et al.
Published: (2025)

Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges
by: Gu, Peng, et al.
Published: (2025)

3D Guard-Layer: An Integrated Agentic AI Safety System for Edge Artificial Intelligence
by: Kurshan, Eren, et al.
Published: (2025)

Practical HPCQC Integration with QDMI: A Real-Hardware Case Study with IQM Systems
by: Burgholzer, Lukas, et al.
Published: (2026)

Hardware-Algorithm Co-Design for Hyperdimensional Computing Based on Memristive System-on-Chip
by: Huang, Yi, et al.
Published: (2025)

Analyzing Quantum Circuit Depth Reduction with Ancilla Qubits in MCX Gates
by: Bennakhi, Ahmad, et al.
Published: (2024)

Light-Bound Transformers: Hardware-Anchored Robustness for Silicon-Photonic Computer Vision Systems
by: Chen, Xuming, et al.
Published: (2026)

Stratum: System-Hardware Co-Design with Tiered Monolithic 3D-Stackable DRAM for Efficient MoE Serving
by: Pan, Yue, et al.
Published: (2025)

DTCO of NOR-Type IGZO FeFETs for 3D Heterogeneous AI Memories: A Read-Centric Perspective
by: Xiang, Yang, et al.
Published: (2026)

Hardware in Loop Learning with Spin Stochastic Neurons
by: Islam, A N M Nafiul, et al.
Published: (2023)

Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks
by: Choi, Wooseok, et al.
Published: (2025)

Hardware implementation of digital memcomputing on small-size FPGAs
by: Nguyen, Dyk Chung, et al.
Published: (2023)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
by: Faryabi, Mohsen, et al.
Published: (2024)

Hardware Accelerators for Artificial Intelligence
by: Ahsan, S M Mojahidul, et al.
Published: (2024)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
by: Silvano, Cristina, et al.
Published: (2023)

Shem: A Hardware-Aware Optimization Framework for Analog Computing Systems
by: Wang, Yu-Neng, et al.
Published: (2024)

COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events
by: Hasan, Mahmudul, et al.
Published: (2026)

Decomposing Large-Scale Ising Problems on FPGAs: A Hybrid Hardware Approach
by: Yin, Ruihong, et al.
Published: (2026)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

Noise-Induced Landscape Distortion in QAOA for Constrained Binary Optimization: Empirical Characterization on IBM Quantum Hardware
by: Meliksetian, Dikran S
Published: (2026)

Experimental Characterization of Hydrodynamic Gating-Based Molecular Communication Transmitter
by: Akyol, Eren, et al.
Published: (2024)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Hardware architecture and routing-aware training for optimal memory usage: a case study
by: Weber, Jimmy, et al.
Published: (2024)

Investigation of Hardware Architecture Effects on Quantum Algorithm Performance: A Comparative Hardware Study
by: Oralkhan, Askar, et al.
Published: (2026)

DRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloads
by: Sethi, Khushal
Published: (2022)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

Memory Sharing with CXL: Hardware and Software Design Approaches
by: Jain, Sunita, et al.
Published: (2024)

The Chorioallantoic Membrane Model: A 3D in vivo Testbed for Design and Analysis of MC Systems
by: Schäfer, Maximilian, et al.
Published: (2024)

HERP: Hardware for Energy Efficient and Realtime DB Search and Cluster Expansion in Proteomics
by: Nayan, Md Mizanur Rahaman, et al.
Published: (2025)

Stacking the Odds: Full-Stack Quantum System Design Space Exploration
by: Safi, Hila, et al.
Published: (2025)

Reconfigurable Intelligent Surfaces for THz: Hardware Impairments and Switching Technologies
by: Matos, Sérgio, et al.
Published: (2024)

Graph-Based Pulse Representation for Diverse Quantum Control Hardware
by: Dalvi, Aniket S., et al.
Published: (2024)

GRADE: Grover-based Benchmarking Toolkit for Assessing Quantum Hardware
by: Manor, Shay, et al.
Published: (2025)

Low-cost Microfluidic Testbed for Molecular Communications with Integrated Hydrodynamic Gating and Screen-printed Sensors
by: Albay, Maide Miray, et al.
Published: (2025)

Thermal Implications of Non-Uniform Power in BSPDN-Enabled 2.5D/3D Chiplet-based Systems-in-Package using Nanosheet Technology
by: Chen, Yukai, et al.
Published: (2025)