CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair

Documenti analoghi

• RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
  di: Tsai, Yun-Da, et al.
  Pubblicazione: (2023)
• Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
  di: Pinckney, Nathaniel, et al.
  Pubblicazione: (2025)
• ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
  di: Deng, Chenhui, et al.
  Pubblicazione: (2025)
• Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
  di: Pinckney, Nathaniel, et al.
  Pubblicazione: (2024)
• Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
  di: Yu, Zhongzhi, et al.
  Pubblicazione: (2025)