CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Liu, Mingjie, Tsai, Yun-Da, Zhou, Wenfei, Ren, Haoxing
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Computation and Language
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2409.12993