Image de couverture de livre

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Liu, Mingjie, Tsai, Yun-Da, Zhou, Wenfei, Ren, Haoxing
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Computation and Language
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
par: Tsai, Yun-Da, et autres
Publié: (2023)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
par: Pinckney, Nathaniel, et autres
Publié: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
par: Deng, Chenhui, et autres
Publié: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
par: Pinckney, Nathaniel, et autres
Publié: (2024)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
par: Tan, Yan, et autres
Publié: (2025)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
par: Deng, Chenhui, et autres
Publié: (2026)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
par: Guo, Ping, et autres
Publié: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
par: Fang, Wenji, et autres
Publié: (2024)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
par: Yubeaton, Patrick, et autres
Publié: (2026)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
par: Liu, Yi, et autres
Publié: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
par: Krupp, Lukas, et autres
Publié: (2026)

RTL++: Graph-enhanced LLM for RTL Code Generation
par: Akyash, Mohammad, et autres
Publié: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
par: Cui, Fan, et autres
Publié: (2024)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
par: Abdollahi, Armin, et autres
Publié: (2026)

SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
par: Rezakhani, Mahshid, et autres
Publié: (2026)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
par: Hemadri, Raghu Vamshi, et autres
Publié: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
par: Qi, Haomin, et autres
Publié: (2025)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
par: Sheth, Arnav, et autres
Publié: (2025)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
par: Wang, Zeng, et autres
Publié: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
par: Collini, Luca, et autres
Publié: (2026)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
par: Qin, Haiyan, et autres
Publié: (2025)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
par: Abdelatty, Manar, et autres
Publié: (2024)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
par: Yang, Guang, et autres
Publié: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
par: Wang, Ning, et autres
Publié: (2024)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
par: Zhao, Yujie, et autres
Publié: (2024)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
par: Shi, Zhengyuan, et autres
Publié: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
par: Zhao, Yujie, et autres
Publié: (2025)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
par: Chang, Chen-Chia, et autres
Publié: (2024)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
par: Yang, Yiyao, et autres
Publié: (2025)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
par: Gao, Mingzhe, et autres
Publié: (2024)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
par: Tan, Yan, et autres
Publié: (2026)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
par: Akyash, Mohammad, et autres
Publié: (2025)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
par: Kang, Minwoo, et autres
Publié: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
par: Zhao, Zhuorui, et autres
Publié: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
par: Yin, Shuo, et autres
Publié: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
par: Mankali, Lakshmi Likhitha, et autres
Publié: (2024)

DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
par: Ibnat, Zahin, et autres
Publié: (2025)