Image de couverture de livre

In-place Switch: Reprogramming based SLC Cache Design for Hybrid 3D SSDs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Yang, Xufeng, Cong, Zhengjian, Gao, Congming
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Nemo: A Low-Write-Amplification Cache for Tiny Objects on Log-Structured Flash Devices
par: Yang, Xufeng, et autres
Publié: (2026)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
par: Bagashvili, Teona, et autres
Publié: (2025)

Towards Efficient Flash Caches with Emerging NVMe Flexible Data Placement SSDs
par: Allison, Michael, et autres
Publié: (2025)

RARO: Reliability-aware Conversion with Enhanced Read Performance for QLC SSDs
par: Wang, Yanyun, et autres
Publié: (2025)

The Dirty Secret of SSDs: Embodied Carbon
par: Tannu, Swamit, et autres
Publié: (2022)

3D MPSoC with On-Chip Cache Support -- Design and Exploitation
par: Cataldo, Rodrigo, et autres
Publié: (2025)

From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation
par: Kwon, Miryeong, et autres
Publié: (2025)

Fletch: File-System Metadata Caching in Programmable Switches
par: Liu, Qingxiu, et autres
Publié: (2025)

AERO: Adaptive Erase Operation for Improving Lifetime and Performance of Modern NAND Flash-Based SSDs
par: Cho, Sungjun, et autres
Publié: (2024)

STAR: Improving Lifetime and Performance of High-Capacity Modern SSDs Using State-Aware Randomizer
par: Kwon, Omin, et autres
Publié: (2025)

STRAW: A Stress-Aware WL-Based Read Reclaim Technique for High-Density NAND Flash-Based SSDs
par: Chun, Myoungjun, et autres
Publié: (2025)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
par: Gao, Hanyuan, et autres
Publié: (2026)

Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution
par: Song, Chang Eun, et autres
Publié: (2025)

OpenCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs
par: Chung, Hyunsun, et autres
Publié: (2025)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
par: Youssef, Ismael, et autres
Publié: (2025)

Learning Cache Coherence Traffic for NoC Routing Design
par: Xiong, Guochu, et autres
Publié: (2025)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
par: Zoni, Davide, et autres
Publié: (2025)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
par: You, Dean, et autres
Publié: (2025)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
par: Chakraborty, Anirban, et autres
Publié: (2023)

LearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs
par: Wang, Shengzhe, et autres
Publié: (2023)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
par: Cheng, Feng, et autres
Publié: (2025)

Titanus: Enabling KV Cache Pruning and Quantization On-the-Fly for LLM Acceleration
par: Chen, Peilin, et autres
Publié: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
par: Li, Cong, et autres
Publié: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
par: Li, Cong, et autres
Publié: (2026)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
par: Hong, Jeongmin, et autres
Publié: (2024)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
par: Hao, Cong, et autres
Publié: (2026)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
par: Zaeemi, Meysam, et autres
Publié: (2026)

VEDA: Efficient LLM Generation Through Voting-based KV Cache Eviction and Dataflow-flexible Accelerator
par: Wang, Zhican, et autres
Publié: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
par: Tirumalasetty, Chandrahas, et autres
Publié: (2024)

Potential and Limitation of High-Frequency Cores and Caches
par: Pai, Kunal, et autres
Publié: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
par: Babaie, Maryam, et autres
Publié: (2024)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
par: Li, Guoyu, et autres
Publié: (2026)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
par: Nau, Simon, et autres
Publié: (2025)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
par: Bueno, Nicolas, et autres
Publié: (2024)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
par: Pan, Tianwei, et autres
Publié: (2025)

DiSC: Resolution-Scalable Acceleration of Diffusion Models by Exploiting Sparsity and Cached Token Reuse with Hash-based Distribution
par: Yoon, Jieon, et autres
Publié: (2026)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
par: Feng, Yinxiao, et autres
Publié: (2024)

CMD: A Cache-assisted GPU Memory Deduplication Architecture
par: Zhao, Wei, et autres
Publié: (2024)

Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing
par: Khadem, Alireza, et autres
Publié: (2025)