Copertina

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Cong, Chen, Zeming, Huang, Shanshi
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Voxel-CIM: An Efficient Compute-in-Memory Accelerator for Voxel-based Point Cloud Neural Networks
di: Lin, Xipeng, et al.
Pubblicazione: (2024)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
di: Wang, Cong, et al.
Pubblicazione: (2025)

LUT-LLM: Efficient Large Language Model Inference with Memory-based Computations on FPGAs
di: He, Zifan, et al.
Pubblicazione: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
di: Bharadwaj, Suhas Suresh, et al.
Pubblicazione: (2025)

ROMA: a Read-Only-Memory-based Accelerator for QLoRA-based On-Device LLM
di: Wang, Wenqiang, et al.
Pubblicazione: (2025)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
di: Müller, Mika Markus, et al.
Pubblicazione: (2024)

SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators
di: Jung, Victor J. B., et al.
Pubblicazione: (2023)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
di: Siddique, Ayesha, et al.
Pubblicazione: (2025)

Architectural Design and Performance Analysis of FPGA based AI Accelerators: A Comprehensive Review
di: Chatterjee, Soumita, et al.
Pubblicazione: (2026)

YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
di: Xuan, Zihao, et al.
Pubblicazione: (2023)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
di: Liang, Yanbiao, et al.
Pubblicazione: (2024)

Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs
di: Zhu, Zhantong, et al.
Pubblicazione: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
di: Bause, Oliver, et al.
Pubblicazione: (2024)

ODMA: On-Demand Memory Allocation Strategy for LLM Serving on LPDDR-Class Accelerators
di: Zou, Guoqiang, et al.
Pubblicazione: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
di: Dang, Peng, et al.
Pubblicazione: (2024)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
di: Rakka, Mariam, et al.
Pubblicazione: (2024)

Computing-In-Memory Dataflow for Minimal Buffer Traffic
di: Song, Choongseok, et al.
Pubblicazione: (2025)

LLM-DSE: Searching Accelerator Parameters with LLM Agents
di: Wang, Hanyu, et al.
Pubblicazione: (2025)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2023)

Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Accelerator
di: Ramachandran, Akshat, et al.
Pubblicazione: (2025)

A3D: Agentic AI flow for autonomous Accelerator Design
di: Nallathambi, Abinand, et al.
Pubblicazione: (2026)

Efficient Deployment of CNN Models on Multiple In-Memory Computing Units
di: Bougioukou, Eleni, et al.
Pubblicazione: (2025)

Learning in Log-Domain: Subthreshold Analog AI Accelerator Based on Stochastic Gradient Descent
di: Tageldeen, Momen K, et al.
Pubblicazione: (2025)

StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory Computing DNN Accelerators
di: Rogers, Ethan G, et al.
Pubblicazione: (2024)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
di: Negi, Shubham, et al.
Pubblicazione: (2025)

AttentionLego: An Open-Source Building Block For Spatially-Scalable Large Language Model Accelerator With Processing-In-Memory Technology
di: Cong, Rongqing, et al.
Pubblicazione: (2024)

Column-wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators
di: Kim, Jiyoon, et al.
Pubblicazione: (2025)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2023)

Efficient Calibration for RRAM-based In-Memory Computing using DoRA
di: Dong, Weirong, et al.
Pubblicazione: (2025)

OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling
di: Yi, Xiaoling, et al.
Pubblicazione: (2024)

CiMNet: Towards Joint Optimization for DNN Architecture and Configuration for Compute-In-Memory Hardware
di: Kundu, Souvik, et al.
Pubblicazione: (2024)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
di: Ahmad, Adeel, et al.
Pubblicazione: (2025)

A 10.60 $μ$W 150 GOPS Mixed-Bit-Width Sparse CNN Accelerator for Life-Threatening Ventricular Arrhythmia Detection
di: Qin, Yifan, et al.
Pubblicazione: (2024)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance
di: Vungarala, Deepak, et al.
Pubblicazione: (2024)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
di: Kneip, Adrian, et al.
Pubblicazione: (2024)

T-REX: A 68-567 μs/token, 0.41-3.95 μJ/token Transformer Accelerator with Reduced External Memory Access and Enhanced Hardware Utilization in 16nm FinFET
di: Moon, Seunghyun, et al.
Pubblicazione: (2025)

Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
di: Barocci, Michelangelo, et al.
Pubblicazione: (2026)

NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
di: Read, James, et al.
Pubblicazione: (2025)