Imagen de Portada

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Maddala, Karthik, Mali, Bhabesh, Karfa, Chandan
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Emerging Technologies
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
por: Xie, Yanyue, et al.
Publicado: (2024)

Fully Automated Verification Framework for Configurable IPs: From Requirements to Results
por: Zhang, Shuhang, et al.
Publicado: (2025)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
por: Vadlamani, Madhav, et al.
Publicado: (2026)

Opportunities and Challenges for 3D Systems and Their Design
por: Emma, Philip, et al.
Publicado: (2025)

Fault Tolerant Design of IGZO-based Binary Search ADCs
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2026)

Novel Efficient Scalable QCA XOR and Full Adder Designs
por: Safaiezadeh, Behrouz, et al.
Publicado: (2023)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
por: Magierowski, Sebastian, et al.
Publicado: (2025)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
por: Narla, Siri, et al.
Publicado: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
por: Liu, Yongxiang, et al.
Publicado: (2025)

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
por: Narla, Siri, et al.
Publicado: (2024)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
por: Chen, Yibo, et al.
Publicado: (2025)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
por: Pallavi, CH., et al.
Publicado: (2024)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
por: Kim, Seungmin, et al.
Publicado: (2026)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
por: Tasnim, Maliha, et al.
Publicado: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
por: Mohanty, Prajnyajit, et al.
Publicado: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
por: Narla, Siri, et al.
Publicado: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
por: Victor, Jeffry, et al.
Publicado: (2024)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
por: Andrulis, Tanner, et al.
Publicado: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
por: Qian, Xingyue, et al.
Publicado: (2024)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
por: Khezeli, Benyamin, et al.
Publicado: (2024)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
por: Nair, Harideep, et al.
Publicado: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
por: Chen, Lei, et al.
Publicado: (2024)

Count2Multiply: Reliable In-Memory High-Radix Counting
por: de Lima, João Paulo Cardoso, et al.
Publicado: (2024)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
por: Katti, Prabodh, et al.
Publicado: (2024)

Efficient FIR filtering with Bit Layer Multiply Accumulator
por: Liguori, Vincenzo
Publicado: (2024)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
por: Razmkhah, Sasan, et al.
Publicado: (2024)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
por: Choi, Suhyeong, et al.
Publicado: (2024)

Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
por: Bagheralmoosavi, Bahareh, et al.
Publicado: (2024)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
por: Hutchinson, George Higgins, et al.
Publicado: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)

Computing High-Degree Polynomial Gradients in Memory
por: Bhattacharya, T., et al.
Publicado: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
por: Zhang, Jian, et al.
Publicado: (2024)

Exploring Liquid Neural Networks on Loihi-2
por: Pawlak, Wiktoria Agata, et al.
Publicado: (2024)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
por: Leon, Vasileios, et al.
Publicado: (2024)

Hardware Accelerators for Artificial Intelligence
por: Ahsan, S M Mojahidul, et al.
Publicado: (2024)

High-Performance Data Mapping for BNNs on PCM-based Integrated Photonics
por: Shahroodi, Taha, et al.
Publicado: (2024)