Scalable quantum eraser for superconducting integrated circuits

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Diniz, Ciro Micheletti, Bôas, Celso J. Villas, Santos, Alan C.
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866915224260444160
author Diniz, Ciro Micheletti
Bôas, Celso J. Villas
Santos, Alan C.
author_facet Diniz, Ciro Micheletti
Bôas, Celso J. Villas
Santos, Alan C.
contents A fast and scalable scheme for multi-qubit resetting in superconducting quantum processors is proposed by exploiting the feasibility of frequency-tunable transmon qubits and transmon-like couplers to engineer a full programmable superconducting erasing head. The scalability of the device is verified by simultaneously resetting two qubits, where we show that collectivity effects may emerge as an fundamental ingredient to speed up the erasing process. Conversely, we also describe the appearance of decoherence-free subspace in multi-qubit chips, causing it to damage the device performance. To overcome this problem, a special set of parameters for the tunable frequency coupler is proposed, which allows us to erase even states within such subspace. To end, we offer a proposal to buildup integrated superconducting processors that can be efficiently connected to erasure heads in a scalable way.
format Preprint
id arxiv_https___arxiv_org_abs_2409_16893
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle Scalable quantum eraser for superconducting integrated circuits
Diniz, Ciro Micheletti
Bôas, Celso J. Villas
Santos, Alan C.
Quantum Physics
A fast and scalable scheme for multi-qubit resetting in superconducting quantum processors is proposed by exploiting the feasibility of frequency-tunable transmon qubits and transmon-like couplers to engineer a full programmable superconducting erasing head. The scalability of the device is verified by simultaneously resetting two qubits, where we show that collectivity effects may emerge as an fundamental ingredient to speed up the erasing process. Conversely, we also describe the appearance of decoherence-free subspace in multi-qubit chips, causing it to damage the device performance. To overcome this problem, a special set of parameters for the tunable frequency coupler is proposed, which allows us to erase even states within such subspace. To end, we offer a proposal to buildup integrated superconducting processors that can be efficiently connected to erasure heads in a scalable way.
title Scalable quantum eraser for superconducting integrated circuits
topic Quantum Physics
url https://arxiv.org/abs/2409.16893