Imagen de Portada

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Narla, Siri, Kumar, Piyush, Naeemi, Azad
Formato:	Preprint
Publicado:	2024
Materias:	Emerging Technologies Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
por: Narla, Siri, et al.
Publicado: (2024)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
por: Narla, Siri, et al.
Publicado: (2025)

RETENTION: Resource-Efficient Tree-Based Ensemble Model Acceleration with Content-Addressable Memory
por: Liao, Yi-Chun, et al.
Publicado: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)

Hardware Accelerators for Artificial Intelligence
por: Ahsan, S M Mojahidul, et al.
Publicado: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
por: Tasnim, Maliha, et al.
Publicado: (2024)

3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison
por: Cheshmikhani, Elham, et al.
Publicado: (2025)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)

Fault-Free Analog Computing with Imperfect Hardware
por: Xu, Zhicheng, et al.
Publicado: (2025)

HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
por: Ogbogu, Chukwufumnanya, et al.
Publicado: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
por: Chen, Guan-Cheng, et al.
Publicado: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
por: Desai, Mahek, et al.
Publicado: (2025)

Count2Multiply: Reliable In-Memory High-Radix Counting
por: de Lima, João Paulo Cardoso, et al.
Publicado: (2024)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
por: Faryabi, Mohsen, et al.
Publicado: (2024)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
por: Katti, Prabodh, et al.
Publicado: (2024)

CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
por: Li, Xinzhao, et al.
Publicado: (2026)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
por: Zhang, Jian, et al.
Publicado: (2024)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
por: Silvano, Cristina, et al.
Publicado: (2023)

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
por: Kaiser, Md Abdullah-Al, et al.
Publicado: (2024)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
por: Falcone, Donato Francesco, et al.
Publicado: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
por: Aghaei, Mahdi, et al.
Publicado: (2025)

Computing High-Degree Polynomial Gradients in Memory
por: Bhattacharya, T., et al.
Publicado: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
por: Yang, Yujie, et al.
Publicado: (2025)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
por: Hutchinson, George Higgins, et al.
Publicado: (2024)

All-in-Memory Stochastic Computing using ReRAM
por: de Lima, João Paulo C., et al.
Publicado: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
por: Parekh, Varun Darshana, et al.
Publicado: (2025)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
por: Andrulis, Tanner, et al.
Publicado: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
por: Qian, Xingyue, et al.
Publicado: (2024)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
por: Ning, Shupeng, et al.
Publicado: (2025)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
por: Khezeli, Benyamin, et al.
Publicado: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
por: Biswas, Rudra, et al.
Publicado: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
por: Li, Peijing, et al.
Publicado: (2025)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
por: Sedaghatgoo, Ali, et al.
Publicado: (2024)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
por: Vadlamani, Madhav, et al.
Publicado: (2026)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
por: Leon, Vasileios, et al.
Publicado: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
por: M, Amogh K, et al.
Publicado: (2025)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)