Cover Image

Developing Cost-Effective Drones for 5G Non-Terrestrial Network Research and Experimentation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Cáceres, Carlos de Quinto, Navarro, Andrés, Navarro, Alejandro Leonardo García, Martínez, Tomás, Otero, Gabriel, Hernández, José Alberto
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
by: Liu, Zizhen, et al.
Published: (2026)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
by: Papalamprou, Ilias, et al.
Published: (2025)

A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs
by: Jang, Hongsun, et al.
Published: (2025)

A Novel Cost-Effective MIMO Architecture with Ray Antenna Array for Enhanced Wireless Communication Performance
by: Dong, Zhenjun, et al.
Published: (2025)

Development of control algorithms for mobile robotics focused on their potential use for FPGA-based robots
by: Suárez-Gómez, Andrés-David, et al.
Published: (2024)

ChipletPart: Cost-Aware Partitioning for 2.5D Systems
by: Graening, Alexander, et al.
Published: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
by: Alorda, Bartomeu, et al.
Published: (2024)

STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems
by: Vazquez, Daniel, et al.
Published: (2024)

SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
by: Torrens, Gabriel, et al.
Published: (2024)

Energy-Efficient FPGA Framework for Non-Quantized Convolutional Neural Networks
by: Athanasiadis, Angelos, et al.
Published: (2025)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
by: Bagashvili, Teona, et al.
Published: (2025)

Special Session: Sustainable Deployment of Deep Neural Networks on Non-Volatile Compute-in-Memory Accelerators
by: Qin, Yifan, et al.
Published: (2025)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
by: Huang, Zhengwu, et al.
Published: (2025)

BinSparX: Sparsified Binary Neural Networks for Reduced Hardware Non-Idealities in Xbar Arrays
by: Malhotra, Akul, et al.
Published: (2024)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
by: Kim, Jeongeun, et al.
Published: (2025)

A 95.5Gb/s 29.6ns worst-case latency ORBGRAND decoder for 6G xURLLC
by: Condo, Carlo
Published: (2024)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
by: Hao, Xiaochen, et al.
Published: (2023)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
by: Sabri, Mohammad, et al.
Published: (2024)

InstInfer: In-Storage Attention Offloading for Cost-Effective Long-Context LLM Inference
by: Pan, Xiurui, et al.
Published: (2024)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
by: Chang, Kaiyan, et al.
Published: (2025)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
by: Feng, Yinxiao, et al.
Published: (2022)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
by: Alexandridis, Kosmas, et al.
Published: (2024)

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure
by: Xie, Rui, et al.
Published: (2025)

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
by: Graening, Alexander, et al.
Published: (2025)

CapsBeam: Accelerating Capsule Network based Beamformer for Ultrasound Non-Steered Plane Wave Imaging on Field Programmable Gate Array
by: Rahoof, Abdul, et al.
Published: (2025)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
by: Tong, Jianming, et al.
Published: (2024)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
by: Lee, Jiwoon, et al.
Published: (2026)

Low Cost C-ITS Stations Using Raspberry Pi and the Open Source Software OScar
by: Farina, L., et al.
Published: (2025)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
by: Oliveira, Geraldo F., et al.
Published: (2024)

Low-Cost Fuel Dispenser Prototype Using STM32 and an H-bridge motor driver
by: Bhuiyan, MD Zobaer Hossain, et al.
Published: (2025)

Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress
by: Zhou, Ranyang, et al.
Published: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
by: Hong, Jeongmin, et al.
Published: (2024)

Flexible and Cost-Effective Spherical to Cartesian Coordinate Conversion Using 3-D CORDIC Algorithm on FPGA
by: Salem, Nadia, et al.
Published: (2024)

Low-Cost IoT-Enabled Tele-ECG Monitoring for Resource-Constrained Settings: System Design and Prototype
by: Neupane, Seemron, et al.
Published: (2026)

Evaluating the Effectiveness of Microarchitectural Hardware Fault Detection for Application-Specific Requirements
by: Papadopoulos, Konstantinos-Nikolaos, et al.
Published: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
by: Titopoulos, Vasileios, et al.
Published: (2025)

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling
by: Xie, Rui, et al.
Published: (2025)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
by: Xie, Rui, et al.
Published: (2025)

Characterization of Real Communication Patterns and Congestion Dynamics in HPC Interconnection Networks
by: de La Rosa, Miguel Sánchez, et al.
Published: (2026)