Image de couverture de livre

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Delavari, Arvin, Ghoreishy, Faraz, Shahhoseini, Hadi Shahriar, Mirzakuchaki, Sattar
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Evaluation of Run-Time Energy Efficiency using Controlled Approximation in a RISC-V Core
par: Delavari, Arvin, et autres
Publié: (2024)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
par: Ghaderi, Maedeh, et autres
Publié: (2024)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
par: Giorgi, Roberto, et autres
Publié: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
par: Jaswal, Pragun, et autres
Publié: (2026)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
par: Cai, Maoyuan, et autres
Publié: (2026)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
par: Perotti, Matteo, et autres
Publié: (2024)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
par: Cherezova, Natalia, et autres
Publié: (2025)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

Synchronization for Fault-Tolerant Quantum Computers
par: Maurya, Satvik, et autres
Publié: (2025)

Wildcat: Educational RISC-V Microprocessors
par: Schoeberl, Martin
Publié: (2025)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
par: Bonet, Marc Solé i, et autres
Publié: (2025)

Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension
par: Fragkoulis, George-Marios, et autres
Publié: (2024)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
par: McDougall, Ian, et autres
Publié: (2025)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
par: Perotti, Matteo, et autres
Publié: (2023)

Hypervisor Extension for a RISC-V Processor
par: Gauchola, Jaume, et autres
Publié: (2024)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
par: Spagnolo, Tommaso, et autres
Publié: (2026)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
par: Rogenmoser, Michael, et autres
Publié: (2024)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
par: Perdomo, Elias, et autres
Publié: (2024)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
par: Perotti, Matteo, et autres
Publié: (2022)

An ECC-based Fault Tolerance Approach for DNNs
par: Raji, Mohsen, et autres
Publié: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
par: Jaros, Jiri, et autres
Publié: (2024)

Support Vector Machines Classification on Bendable RISC-V
par: Vergos, Polykarpos, et autres
Publié: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
par: Titopoulos, Vasileios, et autres
Publié: (2025)

ARISE: Automating RISC-V Instruction Set Extension
par: Hager-Clukas, Andreas, et autres
Publié: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
par: Scionti, Alberto, et autres
Publié: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
par: Djupdal, Asbjørn, et autres
Publié: (2025)

e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
par: Ahmed, Sajjad, et autres
Publié: (2026)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
par: Jacobs, Eino, et autres
Publié: (2024)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
par: Wilks, Guy, et autres
Publié: (2025)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
par: Galimberti, Andrea, et autres
Publié: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
par: Bandera, Gerardo, et autres
Publié: (2024)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
par: Ramsauer, Ralf, et autres
Publié: (2022)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
par: Sarda, Giuseppe M., et autres
Publié: (2025)

Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework
par: Malhotra, Akul, et autres
Publié: (2025)

A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
par: Zhong, Xinchao, et autres
Publié: (2024)

Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
par: Paul, Rourab, et autres
Publié: (2026)