:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Kuhne, Mark, Volos, Stavros, Shinde, Shweta
Format:	Preprint
Publié:	2024
Sujets:	Cryptography and Security
Accès en ligne:	https://arxiv.org/abs/2410.03653
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Heckler: Breaking Confidential VMs with Malicious Interrupts
par: Schlüter, Benedict, et autres
Publié: (2024)

Aster: Fixing the Android TEE Ecosystem with Arm CCA
par: Kuhne, Mark, et autres
Publié: (2024)

OpenCCA: An Open Framework to Enable Arm CCA Research
par: Bertschi, Andrin, et autres
Publié: (2025)

Enhancing the Security of Rollup Sequencers using Decentrally Attested TEEs
par: Cristiano, Giovanni Maria, et autres
Publié: (2025)

Devlore: Device Interrupt Protection for Confidential VMs
par: Bertschi, Andrin, et autres
Publié: (2024)

Enter, Exit, Page Fault, Leak: Testing Isolation Boundaries for Microarchitectural Leaks
par: Oleksenko, Oleksii, et autres
Publié: (2025)

Fastrack: Fast IO for Secure ML using GPU TEEs
par: Wang, Yongqin, et autres
Publié: (2024)

Research Directions for Verifiable Crypto-Physically Secure TEEs
par: Bellemare, Sylvain
Publié: (2024)

The Forking Way: When TEEs Meet Consensus
par: Wilde, Annika, et autres
Publié: (2024)

CryptRISC: A Secure RISC-V Processor for High-Performance Cryptography with Power Side-Channel Protection
par: Srivastava, Amisha, et autres
Publié: (2026)

SIGY: Breaking Intel SGX Enclaves with Malicious Exceptions & Signals
par: Sridhara, Supraja, et autres
Publié: (2024)

WeSee: Using Malicious #VC Interrupts to Break AMD SEV-SNP
par: Schlüter, Benedict, et autres
Publié: (2024)

Securing Transformer-based AI Execution via Unified TEEs and Crypto-protected Accelerators
par: Xue, Jiaqi, et autres
Publié: (2025)

On Securing the Software Development Lifecycle in IoT RISC-V Trusted Execution Environments
par: Wilde, Annika, et autres
Publié: (2026)

Narrowing the Gap between TEEs Threat Model and Deployment Strategies
par: Rezabek, Filip, et autres
Publié: (2025)

RISecure-PUF: Multipurpose PUF-Driven Security Extensions with Lookaside Buffer in RISC-V
par: Chen, Chenghao, et autres
Publié: (2024)

ParTEETor: A System for Partial Deployments of TEEs within Tor
par: King, Rachel, et autres
Publié: (2024)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
par: Pinto, Sandro, et autres
Publié: (2024)

ALPS: Automated Least-Privilege Enforcement for Securing Serverless Functions
par: Shin, Changhee, et autres
Publié: (2026)

Preventing Prompt Injection with Type-Directed Privilege Separation
par: Jacob, Dennis, et autres
Publié: (2025)

Progent: Securing AI Agents with Privilege Control
par: Shi, Tianneng, et autres
Publié: (2025)

CrudiTEE: A Stick-and-Carrot Approach to Building Trustworthy Cryptocurrency Wallets with TEEs
par: Zhou, Lulu, et autres
Publié: (2024)

Exposing Hidden Backdoors in NFT Smart Contracts: A Static Security Analysis of Rug Pull Patterns
par: Pathade, Chetan, et autres
Publié: (2025)

Rolling in the Shadows: Analyzing the Extraction of MEV Across Layer-2 Rollups
par: Torres, Christof Ferreira, et autres
Publié: (2024)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
par: Ewert, Christian, et autres
Publié: (2026)

ACE: Confidential Computing for Embedded RISC-V Systems
par: Ozga, Wojciech, et autres
Publié: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
par: Narkthong, Nuntipat, et autres
Publié: (2025)

Physical and Software Based Fault Injection Attacks Against TEEs in Mobile Devices: A Systemisation of Knowledge
par: Joy, Aaron, et autres
Publié: (2024)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
par: Imtiaz, Sharjeel, et autres
Publié: (2025)

Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors
par: Austa, Cédrick, et autres
Publié: (2025)

Finding Missing Input Validation in TEEs via LLM-Assisted Symbolic Execution
par: Ma, Chengyan, et autres
Publié: (2026)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

DeTRAP: RISC-V Return Address Protection With Debug Triggers
par: Richter, Isaac, et autres
Publié: (2024)

Securing Generative AI in Healthcare: A Zero-Trust Architecture Powered by Confidential Computing on Google Cloud
par: Amanna, Adaobi, et autres
Publié: (2025)

Agent Privilege Separation in OpenClaw: A Structural Defense Against Prompt Injection
par: Cheng, Darren, et autres
Publié: (2026)

Hardware-based stack buffer overflow attack detection on RISC-V architectures
par: Chenet, Cristiano Pegoraro, et autres
Publié: (2024)

Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
par: Mohr, Gideon, et autres
Publié: (2024)

Synthesis of Sound and Precise Leakage Contracts for Open-Source RISC-V Processors
par: Wang, Zilong, et autres
Publié: (2025)

CryptoGen: Secure Transformer Generation with Encrypted KV-Cache Reuse
par: Zhang, Hedong, et autres
Publié: (2026)

Ringmaster: How to juggle high-throughput host OS system calls from TrustZone TEEs
par: Habeeb, Richard, et autres
Publié: (2026)