:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Kaintura, Aviral, R, Palaniappan, Luar, Shui Song, Almeida, Indira Iyer
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Computation and Language Hardware Architecture
Accesso online:	https://arxiv.org/abs/2410.03845
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
di: Wu, Bing-Yue, et al.
Pubblicazione: (2024)

Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA
di: Pu, Yuan, et al.
Pubblicazione: (2024)

GDEV-AI: A Generalized Evaluation of Deep Learning Inference Scaling and Architectural Saturation
di: Palaniappan, Kathiravan
Pubblicazione: (2026)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
di: Abdelatty, Manar, et al.
Pubblicazione: (2024)

Enabling On-Device Medical AI Assistants via Input-Driven Saliency Adaptation
di: Kallakurik, Uttej, et al.
Pubblicazione: (2025)

VeriPy -- A New Python-Based Approach for SDR Pipelined/Unrolled Hardware Accelerator Generation
di: Zhao, Yuqin, et al.
Pubblicazione: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
di: Liu, Mingjie, et al.
Pubblicazione: (2024)

InstInfer: In-Storage Attention Offloading for Cost-Effective Long-Context LLM Inference
di: Pan, Xiurui, et al.
Pubblicazione: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

HaLoRA: Hardware-aware Low-Rank Adaptation for Large Language Models Based on Hybrid Compute-in-Memory Architecture
di: Wu, Taiqiang, et al.
Pubblicazione: (2025)

Aligning Netlist to Source Code using SynAlign
di: Garg, Sakshi, et al.
Pubblicazione: (2025)

Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques
di: Lin, Qun-Kai, et al.
Pubblicazione: (2025)

Hardwired-Neurons Language Processing Units as General-Purpose Cognitive Substrates
di: Liu, Yang, et al.
Pubblicazione: (2025)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
di: Chang, Che-Ming, et al.
Pubblicazione: (2026)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
di: Lei, Jie, et al.
Pubblicazione: (2025)

FloorPlan-DeepSeek (FPDS): A multimodal approach to floorplan generation using vector-based next room prediction
di: Yin, Jun, et al.
Pubblicazione: (2025)

Characterizing the Behavior of Training Mamba-based State Space Models on GPUs
di: Baruah, Trinayan, et al.
Pubblicazione: (2025)

DEEP-GAP: Deep-learning Evaluation of Execution Parallelism in GPU Architectural Performance
di: Palaniappan, Kathiravan
Pubblicazione: (2026)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
di: Liu, Shang, et al.
Pubblicazione: (2023)

DeepRTL2: A Versatile Model for RTL-Related Tasks
di: Liu, Yi, et al.
Pubblicazione: (2025)

Unveiling Environmental Impacts of Large Language Model Serving: A Functional Unit View
di: Wu, Yanran, et al.
Pubblicazione: (2025)

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge
di: Fu, Weimin, et al.
Pubblicazione: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
di: Zhang, Weichuang, et al.
Pubblicazione: (2024)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
di: Yin, Jiaqi, et al.
Pubblicazione: (2025)

Digital ASIC Design with Ongoing LLMs: Strategies and Prospects
di: Xiang, Maoyang, et al.
Pubblicazione: (2024)

From English to ASIC: Hardware Implementation with Large Language Model
di: Goh, Emil, et al.
Pubblicazione: (2024)

HADES: Hardware Accelerated Decoding for Efficient Speculation in Large Language Models
di: Yang, Ze, et al.
Pubblicazione: (2024)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
di: Chen, Hong Cai, et al.
Pubblicazione: (2024)

OPAL: Outlier-Preserved Microscaling Quantization Accelerator for Generative Large Language Models
di: Koo, Jahyun, et al.
Pubblicazione: (2024)

Basis Selection: Low-Rank Decomposition of Pretrained Large Language Models for Target Applications
di: Li, Yang, et al.
Pubblicazione: (2024)

HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases
di: Zheng, Pingqing, et al.
Pubblicazione: (2025)

Scaling Laws for Floating Point Quantization Training
di: Sun, Xingwu, et al.
Pubblicazione: (2025)

Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization
di: Tian, Jiayi, et al.
Pubblicazione: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
di: Zhang, Jiazheng, et al.
Pubblicazione: (2025)

From Loop Nests to Silicon: Mapping AI Workloads onto AMD NPUs with MLIR-AIR
di: Wang, Erwei, et al.
Pubblicazione: (2025)

Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization
di: Vijayaraghavan, Prashanth, et al.
Pubblicazione: (2025)

InCoder-32B-Thinking: Industrial Code World Model for Thinking
di: Yang, Jian, et al.
Pubblicazione: (2026)

Orion: Characterizing and Programming Apple's Neural Engine for LLM Training and Inference
di: Kumaresan, Ramchand
Pubblicazione: (2026)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
di: Sheth, Arnav, et al.
Pubblicazione: (2025)