Imagen de Portada

ORAssistant: A Custom RAG-based Conversational Assistant for OpenROAD

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Kaintura, Aviral, R, Palaniappan, Luar, Shui Song, Almeida, Indira Iyer
Formato:	Preprint
Publicado:	2024
Materias:	Computation and Language Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
por: Wu, Bing-Yue, et al.
Publicado: (2024)

Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA
por: Pu, Yuan, et al.
Publicado: (2024)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
por: Abdelatty, Manar, et al.
Publicado: (2024)

VeriPy -- A New Python-Based Approach for SDR Pipelined/Unrolled Hardware Accelerator Generation
por: Zhao, Yuqin, et al.
Publicado: (2025)

GDEV-AI: A Generalized Evaluation of Deep Learning Inference Scaling and Architectural Saturation
por: Palaniappan, Kathiravan
Publicado: (2026)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
por: Liu, Mingjie, et al.
Publicado: (2024)

InstInfer: In-Storage Attention Offloading for Cost-Effective Long-Context LLM Inference
por: Pan, Xiurui, et al.
Publicado: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

HaLoRA: Hardware-aware Low-Rank Adaptation for Large Language Models Based on Hybrid Compute-in-Memory Architecture
por: Wu, Taiqiang, et al.
Publicado: (2025)

Aligning Netlist to Source Code using SynAlign
por: Garg, Sakshi, et al.
Publicado: (2025)

Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques
por: Lin, Qun-Kai, et al.
Publicado: (2025)

Hardwired-Neurons Language Processing Units as General-Purpose Cognitive Substrates
por: Liu, Yang, et al.
Publicado: (2025)

Enabling On-Device Medical AI Assistants via Input-Driven Saliency Adaptation
por: Kallakurik, Uttej, et al.
Publicado: (2025)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
por: Chang, Che-Ming, et al.
Publicado: (2026)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
por: Lei, Jie, et al.
Publicado: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

FloorPlan-DeepSeek (FPDS): A multimodal approach to floorplan generation using vector-based next room prediction
por: Yin, Jun, et al.
Publicado: (2025)

Characterizing the Behavior of Training Mamba-based State Space Models on GPUs
por: Baruah, Trinayan, et al.
Publicado: (2025)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
por: Liu, Shang, et al.
Publicado: (2023)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
por: Zhang, Weichuang, et al.
Publicado: (2024)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
por: Yin, Jiaqi, et al.
Publicado: (2025)

DEEP-GAP: Deep-learning Evaluation of Execution Parallelism in GPU Architectural Performance
por: Palaniappan, Kathiravan
Publicado: (2026)

DeepRTL2: A Versatile Model for RTL-Related Tasks
por: Liu, Yi, et al.
Publicado: (2025)

Unveiling Environmental Impacts of Large Language Model Serving: A Functional Unit View
por: Wu, Yanran, et al.
Publicado: (2025)

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge
por: Fu, Weimin, et al.
Publicado: (2024)

An Open-Source Flow for Single-Phase, Edge-Triggered to Two-Phase, Non-Overlapping Clocking Conversion
por: Pedroso, Paolo, et al.
Publicado: (2026)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
por: Li, Guoyu, et al.
Publicado: (2026)

DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation
por: Shao, Kunming, et al.
Publicado: (2025)

Digital ASIC Design with Ongoing LLMs: Strategies and Prospects
por: Xiang, Maoyang, et al.
Publicado: (2024)

From English to ASIC: Hardware Implementation with Large Language Model
por: Goh, Emil, et al.
Publicado: (2024)

HADES: Hardware Accelerated Decoding for Efficient Speculation in Large Language Models
por: Yang, Ze, et al.
Publicado: (2024)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
por: Chen, Hong Cai, et al.
Publicado: (2024)

OPAL: Outlier-Preserved Microscaling Quantization Accelerator for Generative Large Language Models
por: Koo, Jahyun, et al.
Publicado: (2024)

Basis Selection: Low-Rank Decomposition of Pretrained Large Language Models for Target Applications
por: Li, Yang, et al.
Publicado: (2024)

HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases
por: Zheng, Pingqing, et al.
Publicado: (2025)

Scaling Laws for Floating Point Quantization Training
por: Sun, Xingwu, et al.
Publicado: (2025)

Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization
por: Tian, Jiayi, et al.
Publicado: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
por: Zhang, Jiazheng, et al.
Publicado: (2025)

From Loop Nests to Silicon: Mapping AI Workloads onto AMD NPUs with MLIR-AIR
por: Wang, Erwei, et al.
Publicado: (2025)

Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization
por: Vijayaraghavan, Prashanth, et al.
Publicado: (2025)