Imagen de Portada

Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Huijbregts, Lucas, Hsiao-Hsuan, Liu, Detterer, Paul, Hamdioui, Said, Yousefzadeh, Amirreza, Bishnoi, Rajendra
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Neural and Evolutionary Computing Image and Video Processing
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Ultra-Low-Power Spiking Neurons in 7 nm FinFET Technology: A Comparative Analysis of Leaky Integrate-and-Fire, Morris-Lecar, and Axon-Hillock Architectures
por: Larsh, Logan, et al.
Publicado: (2025)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
por: Yousefzadeh, Amirreza, et al.
Publicado: (2026)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
por: Zhang, Haoyi, et al.
Publicado: (2024)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
por: Manjunath, Varun, et al.
Publicado: (2025)

Explore Activation Sparsity in Recurrent LLMs for Energy-Efficient Neuromorphic Computing
por: Knunyants, Ivan, et al.
Publicado: (2025)

SRAM-Based Compute-in-Memory Accelerator for Linear-decay Spiking Neural Networks
por: Shang, Hongyang, et al.
Publicado: (2026)

FeNN-DMA: A RISC-V SoC for SNN acceleration
por: Aizaz, Zainab, et al.
Publicado: (2025)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
por: Khan, Mohd Faisal, et al.
Publicado: (2025)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
por: Ma, Yunhao, et al.
Publicado: (2025)

EventQueues: Autodifferentiable spike event queues for brain simulation on AI accelerators
por: Landsmeer, Lennart P. L., et al.
Publicado: (2025)

EON-1: A Brain-Inspired Processor for Near-Sensor Extreme Edge Online Feature Extraction
por: Dobrita, Alexandra, et al.
Publicado: (2024)

Dynamic neural network with memristive CIM and CAM for 2D and 3D vision
por: Zhang, Yue, et al.
Publicado: (2024)

SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification
por: Yan, Zhanglu, et al.
Publicado: (2024)

The Reliability Issue in ReRam-based CIM Architecture for SNN: A Survey
por: Chen, Wei-Ting
Publicado: (2024)

Enhanced LPDDR4X PHY in 12 nm FinFET
por: Feldmann, Johannes, et al.
Publicado: (2025)

A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures
por: Quintana, Fernando M., et al.
Publicado: (2024)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
por: Mia, Md Zesun Ahmed, et al.
Publicado: (2026)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
por: Gunawardana, Kanishka, et al.
Publicado: (2026)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
por: Kimura, Nanako, et al.
Publicado: (2024)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
por: Kumar, Sonu, et al.
Publicado: (2025)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
por: Oleksii, Bychkov, et al.
Publicado: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
por: Ma, De, et al.
Publicado: (2023)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
por: Robins, Andey, et al.
Publicado: (2024)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
por: Grus, Josef, et al.
Publicado: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
por: Su, Zhe, et al.
Publicado: (2024)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
por: Lister, Devon, et al.
Publicado: (2025)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
por: Raha, Arnab, et al.
Publicado: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
por: Balaskas, Konstantinos, et al.
Publicado: (2023)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
por: Somathilaka, Samitha, et al.
Publicado: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
por: Pachideh, Brian, et al.
Publicado: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
por: Akbari, Meysam, et al.
Publicado: (2026)

Spiking Transformer Hardware Accelerators in 3D Integration
por: Xu, Boxun, et al.
Publicado: (2024)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
por: Farahani, Mohammad, et al.
Publicado: (2026)

Core Placement Optimization of Many-core Brain-Inspired Near-Storage Systems for Spiking Neural Network Training
por: Zhu, Xueke, et al.
Publicado: (2024)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

Reducing ADC Front-end Costs During Training of On-sensor Printed Multilayer Perceptrons
por: Afentaki, Florentia, et al.
Publicado: (2024)

A Case for Hypergraphs to Model and Map SNNs on Neuromorphic Hardware
por: Ronzani, Marco, et al.
Publicado: (2026)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
por: Filippeschi, Giulio, et al.
Publicado: (2025)