Imagen de Portada

Advancing Experimental Platforms for UAV Communications: Insights from AERPAW'S Digital Twin

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Moore, Joshua, Abdalla, Aly Sabri, Ueltschey, Charles, Gürses, Anıl, Özdemir, Özgür, Sichitiu, Mihail L., Güvenç, İsmail, Marojevic, Vuk
Formato:	Preprint
Publicado:	2024
Materias:	Systems and Control Hardware Architecture Networking and Internet Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Prototyping O-RAN Enabled UAV Experimentation for the AERPAW Testbed
por: Moore, Joshua, et al.
Publicado: (2024)

Accelerating Development in UAV Network Digital Twins with a Flexible Simulation Framework
por: Hossen, Md Sharif, et al.
Publicado: (2025)

Soft Tester UE: A Novel Approach for Open RAN Security Testing
por: Moore, Joshua, et al.
Publicado: (2024)

ACHEM: A Real-Time Digital Twin Framework with Channel and Radio Emulation
por: Gurses, Anil, et al.
Publicado: (2026)

Digital Twins and Testbeds for Supporting AI Research with Autonomous Vehicle Networks
por: Gürses, Anıl, et al.
Publicado: (2024)

Next Generation Intelligent Low-Altitude Economy Deployments: The O-RAN Perspective
por: Abdalla, Aly Sabri, et al.
Publicado: (2026)

Real-World LoRaWAN Performance and Propagation Modeling Using UAV, Helikite, and Vehicle-Based Measurements
por: Villar, Sergio Vargas, et al.
Publicado: (2026)

Air-to-Air Channel Characterization for UAV Communications at 3.4 GHz
por: Gürses, Anıl, et al.
Publicado: (2026)

A UAV-assisted Wireless Localization Challenge on AERPAW
por: Kudyba, Paul, et al.
Publicado: (2024)

Collection: UAV-Based Wireless Multi-modal Measurements from AERPAW Autonomous Data Mule (AADM) Challenge in Digital Twin and Real-World Environments
por: Hossen, Md Sharif, et al.
Publicado: (2026)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
por: Sabri, Mohammad, et al.
Publicado: (2024)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
por: Sabri, Mohammad, et al.
Publicado: (2025)

ADDT -- A Digital Twin Framework for Proactive Safety Validation in Autonomous Driving Systems
por: Yu, Bo, et al.
Publicado: (2025)

LSTM-Based Proactive Congestion Management for Internet of Vehicle Networks
por: Abdalla, Aly Sabri, et al.
Publicado: (2024)

Shape-Optimized Electrooptic Beam Scanners: Experiment
por: Fang, Jennifer C., et al.
Publicado: (2024)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
por: Colleman, Steven, et al.
Publicado: (2024)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2026)

Digit-Recurrence Posit Division
por: Murillo, Raul, et al.
Publicado: (2025)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
por: Delavari, Arvin, et al.
Publicado: (2024)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
por: Wang, Hao, et al.
Publicado: (2024)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
por: SeyedFaraji, Saeed, et al.
Publicado: (2024)

A Benchmarking Platform for DDR4 Memory Performance in Data-Center-Class FPGAs
por: Galimberti, Andrea, et al.
Publicado: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
por: Machetti, Simone, et al.
Publicado: (2025)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
por: Galimberti, Andrea, et al.
Publicado: (2024)

ViPSN 2.0: A Reconfigurable Battery-free IoT Platform for Vibration Energy Harvesting
por: Li, Xin, et al.
Publicado: (2025)

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection
por: Lu, Li, et al.
Publicado: (2025)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
por: Bao, Xuanhao, et al.
Publicado: (2026)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
por: Bonet, Marc Solé i, et al.
Publicado: (2025)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
por: Liu, Meng, et al.
Publicado: (2024)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
por: Ardakani, Arash, et al.
Publicado: (2025)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
por: Song, Zihang, et al.
Publicado: (2024)

Binary Neural Network Implementation for Handwritten Digit Recognition on FPGA
por: Ertörer, Emir Devlet, et al.
Publicado: (2025)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
por: Thaqi, Era, et al.
Publicado: (2025)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
por: Salzmann, Josef, et al.
Publicado: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
por: Datar, Mandar, et al.
Publicado: (2024)

High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
por: Jakli, Balazs, et al.
Publicado: (2024)

Technology solutions targeting the performance of gen-AI inference in resource constrained platforms
por: Kundu, Joyjit, et al.
Publicado: (2026)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
por: Alorda, Bartomeu, et al.
Publicado: (2024)